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DC faults can have a detrimental impact on the ship performance. DC protection
should allow for high speed and highly sensitive detection of faults enhancing reliability
in the supply of power. DC fault protection geared towards a lower voltage system has
not been studied and analyzed rigorously. The research goal of this work has been to
develop a method in which the system can detect a DC fault and perform suppression of
the fault and return to normal operating conditions once the fault is removed. The use of
power electronics and DC fault detection methods are employed to determine how to best
protect the system’s stability and longevity.
The research work findings have demonstrated that using zero-crossing logic on
the AC side of the system is beneficial in fault detection. Different grounding schemes
can create different effects, whereas some grounding schemes can help protect the system
during a disturbance.

DEDICATION

I would like to dedicate this work to my advisor, Dr. Noel Schulz, and to the two
most important people in my life: My Mother - Shelia, and Wife - Erdenechimeg. I
would also like to dedicate this work to all my family, friends, and to the people who
supported me.

ii

ACKNOWLEDGEMENTS

The authors gratefully acknowledge the contributions of ONR (Office of Naval
Research) under ONR Funds: N00014-02-1-0623.

Also, the author gratefully

acknowledges the contributions from Dr. Herbert Ginn at Mississippi State University,
MS, The MathWorks, Inc. for the use of the arcing model in the Matlab Simulink
environment, Dr. Noel Schulz for the excellent guidance, Dr. Stanislaw Grzybowski at
Mississippi State University, and to Mr. Michael Hammons for providing technical help
with AmerCable’s cable specifications.

iii

TABLE OF CONTENTS

DEDICATION...........................................................................................................

ii

ACKNOWLEDGEMENTS.......................................................................................

iii

LIST OF TABLES.....................................................................................................

vii

LIST OF FIGURES ...................................................................................................

viii

ACRONYMS.............................................................................................................

xvii

CHAPTERS
I. INTRODUCTION ......................................................................................

1

1.1 Introduction........................................................................................
1.2 Project Definition...............................................................................

1
2

II. THEORETICAL REVIEW AND LITERATURE REVIEW.....................

6

2.1
2.2
2.3
2.4
2.5

Theory: A Basic 6-Pulse Converter ...................................................
Twelve-Pulse Thyristor Converter with Shifting Transformers ........
Commutation......................................................................................
Final Equation Form For Vdo, DC Voltage Output............................
Literature Review...............................................................................
2.5.1 Types of DC Disturbances .....................................................
2.5.2 Types of HVDC Protection Methods.....................................
2.5.3 Circuit Breaker Protection .....................................................
2.5.4 Difference Between AC, HVDC, and LVDC Systems
and Requirements...................................................................
2.6 Summary ............................................................................................

7
11
13
18
21
22
23
27

III. PROBLEM STATEMENT AND SOLUTION………………………… ..

30

3.1 Problem Identification .......................................................................
3.2 AC Distribution vs. DC Distribution .................................................
3.3 Proposed Solution ..............................................................................

30
32
35

iv

28
29

3.4

Summary ............................................................................................

36

IV. TEST CASES, DATA, AND TOOLS………………................................

38

4.1 Matlab Simulink Environment...........................................................
4.2 Computer Requirements ....................................................................
4.3 Test Cases ..........................................................................................
4.4 Data ....................................................................................................

38
39
39
40

V. APPROACH/DESIGN, ALGORITHM, AND ANALYSIS ......................

41

5.1

The 12-Pulse Converter System.........................................................
5.1.1 12-Pulse General System Design Specifications ...................
Voltage Generation ............................................................................
Cable Modeling..................................................................................
5.3.1 AC Cables ..............................................................................
5.3.2 DC Cables ..............................................................................
Harmonic Filtering.............................................................................
Transformer Parameters.....................................................................
Types of System Disturbances...........................................................
5.6.1 Arcing ....................................................................................
5.6.2 DC Faults ...............................................................................
Firing Angles .....................................................................................
Grounding Schemes ...........................................................................
Types of DC Faults and Arcing .........................................................
DC Fault Detection Algorithm...........................................................
5.10.1 Basic Algorithm .....................................................................
5.10.2 Time Delay and Stability in Signals ......................................
Analysis..............................................................................................
5.11.1 Overview................................................................................
5.11.2 Perspectives............................................................................
5.11.3 Issues......................................................................................
The Models ........................................................................................
5.12.1 HVDC Six Pulse Converter Model........................................
5.12.2 Model Alpha ..........................................................................
5.12.3 Model Kintaro........................................................................
5.12.4 Model Omega.........................................................................
Summary ............................................................................................

41
43
44
47
47
54
54
57
60
61
66
68
70
71
76
77
83
88
88
89
89
90
90
91
94
96
98

VI. RESULTS AND DISCUSSION .................................................................

99

5.2
5.3
5.4
5.5
5.6
5.7
5.8
5.9
5.10
5.11

5.12

5.13

6.1
6.2

HVDC ................................................................................................
Alpha Model ......................................................................................
v

99
104

6.2.1
6.2.2

Alpha Model System Without Protection and the Effects .....
Alpha Model System With Protection Based
on Algorithm Approach .........................................................
6.3 Kintaro Model....................................................................................
6.4 Model Omega.....................................................................................
6.4.1 Model Omega: Longer Pulse Duration ..................................
6.5
Discussion of Work................................................................
6.6 Summary ............................................................................................

108
119
132
140
142
144

VII. CONCLUSIONS AND FUTURE WORK .................................................

145

7.1
7.2
7.3

104

Conclusions........................................................................................
Contributions......................................................................................
Future Work .......................................................................................

145
148
149

REFERENCES ..........................................................................................................

151

APPENDIX................................................................................................................

156

A. FAULT GROUNDING TEST.......................................................................

156

B. ARC GROUNDING TEST............................................................................

vi

LIST OF TABLES
TABLE

Page

2.1

Firing Range of Alpha ................................................................................

8

5.1

Cable Summary for 15 kV ..........................................................................

49

5.2

Cable Summary for 5 kV ............................................................................

50

5.3

Grounding Scheme Scenario Where 1 Represents Grounding
and 0 Represents No Grounding .................................................................

71

6.1

Summary For Entire Test Case For DC Faults ...........................................

118

6.2

Summary For Entire Test Case For Arcing ................................................

119

A.1 Generated Test of Grounding Scheme........................................................

159

A.2 Summary For Entire Fault Test Case .........................................................

161

B.1 Arc Summary For Entire Arc Test Case .....................................................

219

vii

LIST OF FIGURES

FIGURE

Page

2.1

Basic 6-Pulse Diode Rectifier..................................................................

7

2.2

Three-Phase AC Voltage with Alpha Illustrating the Firing Process ......

9

2.3

Shifting of Alpha Firing on the Voltage Waveform
(Top-Half of Waveform)..........................................................................

10

2.4

Basic 12-Pulse Converter........................................................................

11

2.5

12-Pulse Converter With Inductance Placed on
Secondary Side of Transformer ...............................................................

12

2.6

Voltage Waveform ER Compared Against Voltage Waveform ERT............

15

2.7

Commutational Effects from Inductance .................................................

16

2.8

Defining the Finite Area of Commutation From Ls [1] ...........................

19

3.1

Traditional AC Shipboard Power Scheme Taken From [2].....................

33

3.2

Example of a Possible Future DC Distribution for
Shipboard Power Systems Taken From [2] .............................................

33

5.1

Different Types of Voltage Generators: Ideal vs. Modeled Generator....

46

5.2

Cable 1111 Information Used to Connect the Generator
and Transformer Together [26, 30]..........................................................

47

Cable 1111 Information Used to Connect the Transformer
and Rectifier Banks Together [26, 30].....................................................

48

Approximate Ideal Ship Layout Model: www.msc.navy.mil/SanJose ....

51

5.3
5.4

viii

5.5

Matlab Cable Setup..................................................................................

53

5.6

Snapshot of Measurement of Frequency vs. Impedance of System
Without Breakers and Harmonic Filters Added.......................................

56

5.7

Transformer Parameters...........................................................................

59

5.8

Matlab Simulink Arcing Model ...............................................................

62

5.9

Calculation of Ro for Matlab Simulink – Arcing Properties ...................

66

5.10

Simple Matlab Simulink Applied DC Fault Using a Circuit Breaker .....

68

5.11

Firing Angle vs. Voltage (DC) Output ....................................................

70

5.12

Simple Matlab Simulink AC Fault Model Showing
the Inner Scheme [32]..............................................................................

73

Basic Output of Converter Illustrating Locations
Where Faults Can Occur..........................................................................

74

5.14

Illustration of the Grounding Concept .....................................................

75

5.15

Basic Algorithm Without the Introduction of Time Delay......................

78

5.16

Current Mapped Into a Logic Train/Pulse Form Based on the Zero
Crossing Point; Amplitude of Pulse is Made Large to Illustrate
the Concept Overlapping the Diagram ....................................................

79

5.17

XOR Logic Comparison of Fault Signal vs. Generated Reference Signal

80

5.18

Fault Signal vs. Reference Signal; XOR Comparison and
Monostable Flip-Flop Included With Timeline to Illustrate
How Fast the System Reacts to the Disturbances....................................

81

5.19

Matlab Simulink Algorithm Process Blocks Toward Alpha Model........

82

5.20

Simulink Algorithm Process to Handle Stability and Delay in
Reference Signal vs. Generator Current Signal .......................................

84

Agorithm to Detect DC Faults for Model Kintaro: (Top-to-Bottom)
Faulted Signal, Reference Signal, Comparison Signal, Inverted
Comparison Signal, Monostable Flip-Flop (MFF), Inverted MFF,
First Pulse, and TWX Signal ...................................................................

86

5.13

5.21

ix

5.22

HVDC Six-Pulse Test Bed.......................................................................

91

5.23

LVDC SPS Model Alpha.........................................................................

93

5.24

LVDC SPS Model Kintaro ......................................................................

95

5.25

LVDC SPS Model Omega .......................................................................

97

6.1

HVDC Ideal Voltage Generation with Applied
DC Fault and Load Change......................................................................

100

Ia of Iabc Generator Current and Pulse Train Logic
Based on Zero-Crossing...........................................................................

101

6.3

Load Current, Load Voltage, and Power .................................................

102

6.4

DC Fault Current Measurement Before Load/Fault ................................

103

6.5

(Top to Bottom) DC Load Voltage, DC Load Current, AC Voltage
Generation, Generator Current, and Harmonic Current...........................

105

Alpha Model: Rectifier Output Current Due to
Arc/Fault and No Protection ....................................................................

106

Secondary Side of Transformer: (Top to Bottom) Wye-Voltage,
Wye-Current, Delta-Voltage, Delta-Current, Generator Voltage............

107

DC Load Voltage, DC Load Current, AC Voltage Generation,
Generator Current, and Harmonic Current (Top to Bottom) ...................

109

Enhanced View of Voltage Generator and Generator Currents(s)
with Applied Arcing and DC Fault..........................................................

110

Secondary Side of Transformer: (Top to Bottom) Wye-Voltage,
Wye-Current, Delta-Voltage, Delta-Current, and Generator Voltage .....

111

Phase Ia of Iabc of the Generator Current With Applied Arc/Fault
Mapped into a Pulse Train Logic Based on the Zero-Crossing
Technique for Model Alpha Test Case ....................................................

112

Algorithm Fault Detection (Top to Bottom) Faulted Signal, Reference
Signal, Logic Comparison, and Inverted Logic Comparison ..................

113

6.12a Arcing Detection Time: (Top to Bottom) Faulted Signal, Reference
Signal, Logic Comparison, and Inverted Logic Comparison ..................

114

6.2

6.6
6.7
6.8
6.9
6.10
6.11

6.12

x

6.12b DC Fault Detection Time: (Top to Bottom) Fault Signal, Reference
Signal, Logic Comparison, and Inverted Logic Comparison ..................
6.13

115

Alpha Switching From Arcing and DC Fault; Switch From
10 Degrees to 100 Degrees for Both Disturbances..................................

116

6.14

Output Rectifier Current ..........................................................................

117

6.15

Model Kintaro: DC Load Voltage, DC Load Current .............................

120

6.16

Model Kintaro: Rectifier Output Current ................................................

121

6.17

Secondary Side of Transformer: (Top to Bottom) Wye-Voltage,
Wye-Current, Delta-Voltage, Delta-Current, and Generator Voltage .....

122

6.18

Generator Voltage, Generator Current, and Harmonic Current...............

123

6.19

Ia of Iabc Generator Current With Pulse Train Logic Created From
the Zero-Crossing Logic ..........................................................................

124

Algorithmic Process to Detect an Arc/DC Fault and Produce
Stability Within the System .....................................................................

126

6.21

Model Kintaro: Alpha Firing Range ........................................................

127

6.22

Arc Detection Time Speed and Firing of Alpha ......................................

128

6.23

Fault Detection Time Speed and Firing of Alpha....................................

129

6.24

Thyristor Firing Patterns for the Wye Configuration –
Current Waveforms..................................................................................

130

6.25

Generator Voltage, Current, and Harmonic Current................................

131

6.26

Transformer Secondary Side....................................................................

132

6.27

(Top to Bottom) DC Load Voltage, DC Load Current, AC Voltage
Generation, Generator Current, and Harmonic Current...........................

133

6.28

Generator Voltage, Generator Current, and Harmonic Current...............

134

6.29

DC Fault on the Following: Voltage Generator, Generator Current,
and Harmonic Current..............................................................................

135

6.20

xi

6.30

Output Current of the Rectifier ................................................................

136

6.31

Closer View of Arc Disturbance on the Output Rectifier Current...........

136

6.32

Algorithm Detection for DC Fault...........................................................

137

6.33

Algorithm Detection for Arcing...............................................................

138

6.34

Model Omega: Alpha Firing Angles........................................................

139

6.35

Model Omega Responses to Longer Pulse Duration Signals:
(Top to Bottom) DC Load Voltage, DC Load Current, AC Voltage
Generation, Generator Current, and Harmonic Current...........................

140

6.36

Algorithm Response to DC Fault Placed in Model Omega.....................

141

6.37

Possible Future Zonal Layout for a AC-to-DC Distribution Scheme......

143

A.1

Case 1: There Is No Effect From the Fault .............................................

162

A.2

Case 2: There Is No Effect From the Fault .............................................

163

A.3

Case 3: There Is an Effect From the Fault ..............................................

164

A.4

Case 4: There Is an Effect From the Fault ..............................................

165

A.5

Case 5: There Is an Effect From the Fault ..............................................

166

A.6

Case 6: There Is No Effect From the Fault .............................................

167

A.7

Case 7: There Is an Effect From the Fault ..............................................

168

A.8

Case 8: There Is an Effect From the Fault ..............................................

169

A.9

Case 9: There Is an Effect From the Fault ..............................................

170

A.10

Case 10: There Is No Effect From the Fault ...........................................

171

A.11

Case 11: There Is an Effect From the Fault ............................................

172

A.12

Case 12: There Is an Effect From the Fault ............................................

173

A.13

Case 13: System Does Not Function ......................................................

174

A.14

Case 17: There Is No Effect From the Fault ...........................................

176

xii

A.15

Case 18: There Is No Effect From the Fault ...........................................

177

A.16

Case 19: There Is an Effect From the Fault ............................................

178

A.17

Case 20: There Is an Effect From the Fault ............................................

179

A.18

Case 21: There Is an Effect From the Fault ............................................

180

A.19

Case 22: There Is No Effect From the Fault ...........................................

181

A.20

Case 23: There Is an Effect From the Fault ............................................

182

A.21

Case 24: There Is an Effect From the Fault ............................................

183

A.22

Case 25: There Is an Effect From the Fault ............................................

184

A.23

Case 26: There Is No Effect From the Fault ...........................................

185

A.24

Case 27: There Is an Effect From the Fault ............................................

186

A.25

Case 28: There Is an Effect From the Fault ............................................

187

A.26

Case 29: System Does Not Function ......................................................

188

A.27

Case 33: There Is No Effect From the Fault ...........................................

190

A.28

Case 34: There Is No Effect From the Fault ...........................................

191

A.29

Case 35: There Is an Effect From the Fault ............................................

192

A.30

Case 36: There Is an Effect From the Fault ............................................

193

A.31

Case 37: There Is an Effect From the Fault ............................................

194

A.32

Case 38: There Is No Effect From the Fault ...........................................

195

A.33

Case 39: There Is an Effect From the Fault ............................................

196

A.34

Case 40: There Is an Effect From the Fault ............................................

197

A.35

Case 41: There Is an Effect From the Fault ............................................

198

A.36

Case 42: There Is No Effect From the Fault ...........................................

199

A.37

Case 43: There Is an Effect From the Fault ............................................

200

xiii

A.38

Case 44: There Is an Effect From the Fault ............................................

201

A.39

Case 45: System Does Not Function ......................................................

202

A.40

Case 49: There Is No Effect From the Fault ...........................................

204

A.41

Case 50: There Is No Effect From the Fault ...........................................

205

A.42

Case 51: There Is an Effect From the Fault ............................................

206

A.43

Case 52: There Is an Effect From the Fault ............................................

207

A.44

Case 53: There Is an Effect From the Fault ............................................

208

A.45

Case 54: There Is No Effect From the Fault ...........................................

209

A.46

Case 55: There Is an Effect From the Fault ............................................

210

A.47

Case 56: There Is an Effect From the Fault ............................................

211

A.48

Case 57: There Is an Effect From the Fault ............................................

212

A.49

Case 58: There Is No Effect From the Fault ...........................................

213

A.50

Case 59: There Is an Effect From the Fault ............................................

214

A.51

Case 60: There Is an Effect From the Fault ............................................

215

A.52

Case 61: System Does Not Function ......................................................

216

B.1

Case 1: There Is No Effect From the Arc ...............................................

220

B.2

Case 2: There Is an Effect From the Arc ................................................

221

B.3

Case 3: There Is an Effect From the Arc ................................................

222

B.4

Case 4: There Is an Effect From the Arc ................................................

223

B.5

Case 6: There Is an Effect From the Arc ................................................

225

B.6

Case 7: There Is an Effect From the Arc ................................................

226

B.7

Case 8: There Is an Effect From the Arc ................................................

227

B.9

Case 10: System Does Not Function ......................................................

229

xiv

B.10

Case 13: There Is No Effect From the Arc .............................................

231

B.11

Case 14: There Is an Effect From the Arc ..............................................

232

B.12

Case 15: There Is an Effect From the Arc ..............................................

233

B.13

Case 16: There Is an Effect From the Arc ..............................................

234

B.14

Case 18: There Is an Effect From the Arc ..............................................

236

B.15

Case 19: There Is an Effect From the Arc ..............................................

237

B.16

Case 20: There Is an Effect From the Arc ..............................................

238

B.17

Case 21: There Is an Effect From the Arc ..............................................

239

B.18

Case 22: System Does Not Function ......................................................

240

B.19

Case 25: There Is No Effect From the Arc .............................................

242

B.20

Case 26: There Is an Effect From the Arc ..............................................

243

B.21

Case 27: There Is an Effect From the Arc ..............................................

244

B.22

Case 28: There Is an Effect From the Arc ..............................................

245

B.23

Case 30: There Is an Effect From the Arc ..............................................

247

B.24

Case 31: There Is an Effect From the Arc ..............................................

248

B.25

Case 32: There Is an Effect From the Arc ..............................................

249

B.26

Case 33: There Is an Effect From the Arc ..............................................

250

B.27

Case 34: System Does Not Function ......................................................

251

B.28

Case 37: There Is No Effect From the Arc .............................................

253

B.29

Case 38: There Is an Effect From the Arc ..............................................

254

B.30

Case 39: There Is an Effect From the Arc ..............................................

255

B.31

Case 40: There Is an Effect From the Arc ..............................................

256

B.32

Case 42: There Is an Effect From the Arc ..............................................

258

xv

B.33

Case 43: There Is an Effect From the Arc ..............................................

259

B.34

Case 44: There Is an Effect From the Arc ..............................................

260

B.35

Case 45: There Is an Effect From the Arc ..............................................

261

B.36

Case 46: System Does Not Function ......................................................

262

xvi

ACRONYMS

CB

Circuit Breaker

SSCB

Solid State Circuit Breaker

SPS

Shipboard Power System

LVDC

Low Voltage Direct Current

HVDC

High Voltage Direct Current

AC

Alternating Current

DC

Direct Current

MW

Mega Watt

V

Voltage

A

Amp

I

Current

VA

Volt-Ampere

MFF

Monostable Flip-Flop

P.U.

Per Unit

P

Power

xvii

CHAPTER I
INTRODUCTION

1.1

Introduction
The United States Naval Force and other military branches have faced some

changes after the attacks of September 11, 2001. Terrorism has caused the United States
to continue more advancement in military equipment, war tactics, and research.
Therefore, research studies are being funded by the Office of Naval Research (ONR) to
bring about advancement in shipboard power system development. These studies are
aimed at developing shipboard power systems that can operate at optimal performance as
well as sustain survivability and longevity regardless of combat or day-to-day situations.
Survivability, adaptation, and reconfiguration are considered the most important aspects
of future naval shipboard power systems in that the goal is to create a naval ship that
when introduced to enemy fire, can survive, reconfigure, and adapt through any type of
situation.
With the field of electrical engineering growing swiftly and more complicated,
technological advancements are giving us the power to upgrade our systems to
unimaginable and intelligent factors. Therefore, this research study introduces the use of
a low voltage DC 12-pulse converter shipboard power system as a future power
distribution system for employment into naval combat ships.
-1-

1.2

Project Definition
The need for DC power at continuous uninterrupted rates is a reality for ship

survival during highly intense combat and regular travel. The new proposed distribution
system on the all-electric ship is designed using a DC distribution method (zones) in
which the use of transformers and possible frequency issues/manipulations can be
eliminated with the use of power electronics. These power electronic devices can greatly
simplify the system and provide more available space, possible cost reduction, and
variable control. This would be considered an important advantage toward the future
decision of which type of power distribution system, either AC or DC, would be
implemented in the development of the future all electric ship. If the newly proposed DC
distribution system is implemented, then major research/studies will be needed to ensure
the safety and proper development for longevity, survivability, and optimal performance.
One key feature in this study is to ensure the DC buses/systems and converters/rectifiers
are protected from faults/arcing, transients, and other malicious events that can cause
unwanted interferences, shutdown, and possible damage or destruction to parts of the
system.
DC faults/arcing on a shipboard power system can have a detrimental impact on
the ship performance and can lead to degradation or failure of the system after some
interval of time. This time frame can be fast (in milliseconds) or long (hours, days,
months). DC protection should permit high speed and highly sensitivity detection of
faults enhancing reliability in the supply of electric power. Other issues associated with
DC line faults are that the system must retain a steady power flow to the load regardless

-2-

of whether a fault is current, and have an ability and tolerance to retain its survivability to
continue a normal cycle of operation once the fault is removed.
DC fault protection geared towards a lower voltage system has not yet been
studied and analyzed rigorously in terms of a low voltage DC (LVDC) naval shipboard
power system. Therefore, a first step is needed to give weight in the defense of the
proposed DC distribution scheme. In this research, a method is designed with a step-bystep process in looking at many possible points (major or minor) towards the
development of a DC distribution scheme by studying the use of a 12-pulse converter.
The research goal has been to develop a method in which the system can detect a DC
fault/arcing in a radial system of constant loading and perform a possible shutdown on the
line/bus without having to open a circuit breaker and return to normal operating
conditions once the fault is removed. The use of power electronics and DC fault detection
methods will be employed to determine how to best protect the system’s stability and
longevity.
The agenda in this research study is geared toward the study of DC shipboard
system protection - DC protection of a radial one-zone system. The research has worked
with basic theoretical knowledge to create a method to recognize a DC fault on the
system and suppress it without causing further harm and possibility instability to the
system. There are books about high voltage DC protection and how the approaches are
employed, but for this study, a new approach will be taken especially for a low voltage
direct current shipboard power system.

Methods have strayed from following the

conventional method of detection. A primary reason the attempt has been made is to
create a new solid technique; for example, over-current relays may not be able to sense a
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fault if there are no overcurrents due to high impedance grounding. Regardless, any type
of protection method may be employed on the all-electric naval ship. Therefore, one
must ask the question, “What if there is only one type of fault detection on the ship –
overcurrent protection?” More questions would be:
•

What type of protection method will be employed on the future Naval ships?

•

Will this detection method be secure?

•

Will it be dependable?

•

Is it fast enough?

•

What if there is failure?

•

Is there a backup implemented for protection failure?

•

What is the level of complexity for fault protection?

•

Which type of protection method is expensive or cheap?

These types of questions require a deeper approach. However, the main objective of this
study is to develop a method surrounding these questions in order to protect the shipboard
power system and retain its longevity, survivability, and secure performance for future
DC shipboard power systems. By analyzing synchronized logic techniques based on
zero-crossing on the AC side of the system, DC faults/arcing are possible to detect to
ensure the protection/safety of the shipboard power system as well as distinguish between
load change transients.
This chapter has given a basic introduction of the research objects. Chapter II
will provide the reader with a theoretical review and information on the history of
protection methods that exist for an HVDC.

Chapter III will provide the problem

statement and proposed solution in terms of protecting the shipboard power system.
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Chapter IV will provide the test cases/data/tools. Chapter V will provide a description of
the approach/analysis/design.

Chapter VI will highlight the results and discussion.

Chapter VII will provide the conclusion and future work aspects toward the needed
development to build a better-advanced all-electric ship LVDC SPS.
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CHAPTER II
THEORETICAL REVIEW AND LITERATURE REVIEW

In order to understand the operation of a 12-pulse converter system, a basic
review of the converter system is provided in this chapter. Understanding the basic
review provides theory that is useful in the design process and analysis. The equations
present a detail justification toward why certain concepts of modeling are very important
in this study. A 12-pulse thyristor converter was chosen in this study to allow more
control than is available with a diode bridge converter. A thyristor can be fired using a
pulse at specific time intervals, whereas diodes cannot be controlled with pulses. The 12pulse converter also reduces the harmonics by a significant amount compared to the sixpulse converter. The tradeoff in using the 12-pulse converter is that it requires two
transformers. While this means additional equipment, the advantages of the 12-pulse
make it a viable option for this work. The first part of this chapter provides the basic
mathematical review to formulate Vdo, the DC voltage output on the rectifier. The second
part of the chapter provides a literature review on high voltage direct current (HVDC)
protection methods.
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2.1

Theory: A Basic 6-Pulse Converter
Figure 2.1 illustrates a basic six-pulse diode converter and table 2.1 provides the

range of diode conduction referenced to the phase A supply voltage. The model is
supplied by an ideal voltage source. The load connected to the DC side is a simple
inductive filter and purely resistive DC load. The six-pulse converter is modeled in the
Matlab Simulink environment using the conventional diodes in this example. Table 2.1
presents the conduction range for each diode for each degree range of the voltage
waveform supply.

Figure 2.1 Basic 6-Pulse Diode Rectifier.
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Table 2.1 Firing Range of Alpha
Degree Range

Diode Number

Vphase

Vphase

0º - 30º

D5 & D6

T

S

30º - 90º

D1 & D6

R

S

90º - 150º

D1 & D2

R

T

150º – 210º

D3 & D2

S

T

210º – 270º

D3 & D4

S

R

270º – 330º

D5 & D4

T

R

330º - 360º

D5 & D6

T

S

The basic operation of a six-pulse thyristor converter bridge is based on firing the
thyristors (instead of diodes because diodes cannot be controlled unlike a thyristor) at a
specific interval (alpha) to transform the three phase AC voltage to a controlled DC
voltage. Each thyristor has a specific range for their natural conduction. For a six-pulse
converter, the current is composed of rectangular pulses 120 degrees in duration that
contain harmonics of the order: n = 6k(+/-)1 where k=1,2,….n. Because the lower
harmonics have a significant magnitude, the distortion may be too high for a shipboard
power system. Therefore, a 12-pulse converter is used in which the harmonic distortion
is reduced by elimination of the lower order harmonics. In this case, the harmonic order
is: n = 12k(+/-)1 where k=1,2,…..n. Figure 2.2 illustrates the basic firing order, which is
referenced to the natural firing angle of 30 degrees with respect to the phase A voltage
zero crossing. Then, alpha is added to the 30 degrees to fire the thyristor at that specific
time interval. Thus, the cycle is continuous, and each half of the AC voltage waveform is
used in the firing process. The same conventional analysis may be expanded to the 12pulse converter.
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Figure 2.2 Three-Phase AC Voltage With Alpha Illustrating the Firing Process
Figure 2.3 illustrates the basic derivation of the 6-Pulse Converter (Time Shifting
by Alpha) Output DC Voltage Mean Value where V is one sixth of the rectified line-toline supply voltage. The darker outline in Figure 2.3 is the shifting of alpha to fire the
thyristors at the desire degree based on the generation voltage waveform.
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Figure 2.3 Shifting of Alpha Firing on the Voltage Waveform (Top-Half of Waveform).
Vdo is the DC output voltage. Therefore:
π

6-Pulse: Vdo = 6

1
2π

6

+α

∫

6 V
cosω t dt
LNRMS

−π
+α
6

π

=

3 6 V

π

+α

[sin ω t ]−6 π
6

=

Vdo =

3 6 V

π

3 6 V

π

(2.1)

(2.2)

+α

⎡sin ( π + α ) - sin ( − π + α ) ⎤
⎢⎣
⎥⎦
6
6

(2.3)

cos α

(2.4)
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2.2

Twelve-Pulse Thyristor Converter with Shifting Transformers
Equation (2.4) can be expanded to the 12-pulse converter in that the 12-pulse

converter will look like the following figure 2.4:

Figure 2.4 Basic 12-Pulse Converter
Since the twelve-pulse converter is two six-pulse converters in series with phase
shifting transformers to eliminate some of the harmonics, the six-pulse DC voltage output
Vdo converter equation can be multiplied by two to get the 12-pulse converter DC voltage
output Vdo (while ignoring any effects from inductors/inductance placed on the AC side
of the system).
Therefore, the equation becomes the following: (where V = VLNRMS)
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12-Pulse:

Vdo = 2 *

3 6 V

π

cos α

(2.5)

However, the equation is invalid if inductors (cable modeling) are placed between
the thyristors and transformers. Therefore, the six-pulse converter is examined again and
a brief explanation of what would happen if an inductor, Ls, were placed on the AC side
is reformulated from the previous equation (2.5). This is of importance when using
cabling in the model and connecting the 12-pulse converter to a zonal AC or DC
distributed scheme. Figure 2.5 illustrates the concept.

Figure 2.5 12-Pulse Converter With Inductance Placed on Secondary
Side of Transformer
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When a six-pulse converter is fired, adding an inductor/inductance on the AC side will
change the output DC voltage. Without the inductor, Ls, the current pulse is assumed to
fall instantaneously when the thyristors are fired, however, by adding inductance to the
AC side, current will not fall instantaneously when the thyristors are fired. There is a
finite amount of time it will take the current to fall due to the supply inductance to allow
the thyristors to turn off. The width of the firing degree has to be taken into account in
the model. Therefore, commutation needs to be defined first. Va, Vb, Vc was replaced
with VR, VS, VT or ER, ES, ET, and Ia, Ib, Ic is replaced with iR, iS, iT.

2.3

Commutation
Commutation can be simply defined as the process or amount of time it takes to

switch from one semiconductor device to the next semiconductor device; this is created
because current cannot change instantaneously in an inductor. The commutation effect
from Ls can be explained in the following equations. Remember, for Ido – the output DC
current, two thyristors are always active instantaneously; therefore, there currents add up
to become the output current.

iR + iT = Ido at a specific point in time – instantaneously

(2.6)

Since the two currents add up to the output DC current, one current is positive and one is
negative respectively. Equation 2.7 illustrates the concept. The commutation effect is
then taken into account and added to the equation (2.8), rewritten in equation (2.9), and
simplified in equation (2.10). Then equation (2.11) is integrated to formulate iR. A
voltage substitution is made in equation (2.12), and iR is now reformulated with the
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commutation effect added to the equation (2.13).

By knowing the current iR, an

expression was written to understand the effect inductance could have on the system as
well as the firing process of the 12-pulse converter system.

∂iT − ∂i R
=
∂t
∂t

(2.7)

∂i ⎞
⎛ ∂i
e r − et − L s ⎜ R − T ⎟ = 0
∂t ⎠
⎝ ∂t
e RT − 2Ls

∂i R
=0
∂t

(2.9)

∂i R
1
=
e RT
∂t 2L s
iR =

1
2LS

∫e

(2.10)

RT

∂t

(2.11)

π⎞
⎛
Let e R = 2E sin ω t ⇒ e RT = 3 2E sin ⎜ ω t - ⎟
6⎠
⎝
π

1
iR =
2ω1 LS

6

(2.8)

(2.12)

+α + β

π
6

∫e

RT

∂ ω1 t

(2.13)

+α

Figure 2.6 now introduces β, which is the amount of commutation time caused by
the inductance and μ is the point where the firing point is started again. Figure 2.6
provides a reference to illustrate the idea that there is a time delay in the firing process
once inductance is placed on the AC side of the system in terms of cable modeling.
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Figure 2.6 Voltage Waveform ER Compared Against
Voltage Waveform ERT
Equation (2.13) introduces the effects of commutation into iR and can be rewritten as the
following:
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π

1
i R (β ) =
2ω1 LS

6

+α + β

∫
π
6

=

+α

3 E1
2 ω1 L S

π⎞
⎛
3 2 E sin ⎜ ω1 t - ⎟ ∂ ω1 t
6⎠
⎝

⎛

∫ sin ⎜⎝ ω

1

t-

π⎞

⎟ ∂ ω1 t
6⎠
π

(2.14)

(2.15)

+α + β

⎡ 3 E
π ⎤⎤ 6
⎡
i R (β ) = ⎢
cos ⎢ω1 t - ⎥ ⎥
6 ⎦ ⎦ π +α
⎣
⎣ 2 ω1 L S

(2.16)

6

i R (β ) =

3 E
[− cos(α + β ) + cos α ]
2 ω1 L S

(2.17)

Figure 2.7 Commutational Effects From Inductance
Figure 2.7 shows the effect of the AC side inductance on the output DC current Ido.
When the inductance becomes significant, Ido will take a small finite amount of time to
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reach its nominal value during the firing process. Therefore, if β = μ, this means there is
no commutation delay, and the output current is equal to Ido. But if β = 0, then the output
current has to start rising upward to reach Ido.

Therefore, equation (2.17) can be

combined into equation (2.20) based on previous statements.
At the end of commutation, β = μ
At β = 0

iR(β) = 0

(2.18)

At β = μ

iR(β) = Ido

(2.19)

Ido =

3 E
[cosα − cos(α + μ )]
2 ω 1 LS

cos α − cos(α + μ ) = Ido

⎛

α + μ = cos −1 ⎜⎜ cos α − Ido
⎝

⎛

μ = cos −1 ⎜⎜ cos α − Ido
⎝

2 ω1 L S
3 E
2 ω1 L S ⎞
⎟
3 E ⎟⎠
2 ω1 L S ⎞
⎟ −α
3 E ⎟⎠

Note : When LS = 0, then μ = cos −1 (cos α ) − α = 0

(2.20)

(2.21)

(2.22)

(2.23)

(2.24)

In the final equation above, equation (2.23), if the inductance Ls is zero, then μ =
0, which has proven cable inductance produced commutation problems in the converter
system if inductance is significant. Also, if any inductance loading is placed on the AC
side of the system, a DC control system should be implemented to keep the overall
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system stable. Equation (2.23) also illustrated that the output current was a function that
can have an effect on the system because large currents require larger cables.

2.4

Final Equation Form For Vdo, DC Voltage Output
Figure 2.8 has taken into effect the commutation adjustments and provides an

overall diagram to illustrate the firing process of alpha when inductance is significant.
The final DC voltage output (taking AC side inductance into effect), Vdo, is formulated
based on the Figure 2.8 illustration. The process was derived in the following.
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Figure 2.8 Defining the Finite Area of Commutation From Ls [1]
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The commutation interval is now arranged at α < ωt < α + μ in that [1]:
V Pn = Van − VLs
VLs = Ls

(2.25)

∂i a
∂t

(2.26)

From the commutation period, there is a diminution in Aμ. [1] Thus:
α +μ

Aμ =

∫ VL ∂(ω t )

(2.27)

s

α

Since ia changes from zero to Id in the interval ωt = α to ωt = α + μ, the equation
becomes [1]:

Id

Aμ = ∫ ∂i a = ω Ls I d

(2.28)

0

However, if we look at the previous diagram, the value of [1] is

V dototal = Vdo -

Aα

(2.29)

π

3
where 60 degree is where alpha = 30 degree without commutation. The area Aα is
subtracted from the total Vdo. Therefore, with the introduction to commutation, the new
value for the DC Mean Voltage Output is equal to [1]:

V

do

=

3ω L I
3 2 V
s d
LL cos α −

π

π
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(2.30)

where Ls is shown to have a significant impact on the DC voltage output.

This

inductance can have a severe impact on the overall design process when propulsion
motors, generators, cables, and other non-linear devices are connected to a AC
distribution power grid supplying voltage and current to a 12-pulse converter attached to
the grid. That is why there should be a LVDC controller (control system) incorporated
into this design; however, that issue is for future work. The DC controller should be
incorporated to the design because if a propulsion motor, for example, is connected to the
AC side (assumption may be that the AC side is utilized as well as the DC side) and
suddenly increases the power requirement by a significant amount, then the propulsion
motor loading will almost instantaneously become inductive and produce significant
voltage drops and backlog current spikes if the master generator control does not react
within a sufficient time frame in terms for the DC side of the system. The DC controller
should be programmed to act within a critical amount of time to create a backup response
for the AC generator to supply additional power to keep the system from dropping out.
Future protection methods will also have to take this issue into account.

2.5

Literature Review
In the second part of Chapter II, a general overview is presented on the

fundamental protection methods that exist for a land-based HVDC converter station
system. The basic concept of DC protection for a HVDC converter station is generally
the same today as it was years ago with the exception of solid-state circuit breakers
(SSCB) and microprocessor control devices used today to make quick and possibly
intelligent decisions. The DC protection methods that exist for a low-voltage DC all
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electric shipboard power system have not been developed extensively because there is no
actual LVDC distribution ship employed at the moment.

Therefore, the principles

adopted and applied toward a HVDC system will be considered and possibly employed
for the development of the future all electric ship.
To provide a sufficient review of the protection methods that are in existence
today, the following outline will be covered; the following areas of protection toward a
HVDC converter land based system are: (I) Types of associated DC converter fault and
disturbances, (II) Types of HVDC Protection Methods, (III) Circuit breaker protection,
and (IV) Differences between HVDC and LVDC: System Requirements.

2.5.1

Types of DC Disturbances

The study of DC protection implemented at the employment of a HVDC
converter station has established that several types of disturbances that can exist in the
converter. The disturbance can be grouped into three categories. They are: malfunction,
commutation failure, and short circuits. [3-5] Different types of malfunctions can be
further subdivided into: backfire (arc-back), fire-through, and misfire. [3-5] Backfire is
defined as reverse direction conduction. Misfire is defined as a failure to activate the
valve during the conduction period. Fire-through is defined as the conduction of the
valve during the blocking stage when the gate is not turned on. Commutation failure is
defined as the result of a failure of the incoming valve to take over the direct current
before the commutating voltage reverses its polarity, taking into account the need for
sufficient extinction time. [3] There are three types of commutation failure: single
commutation failure, double successive commutation failure, and double not successive
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commutation failure. [4] Commutation failure is considered one of the most frequent
types of disturbances in the converter. The final type of DC disturbance, short circuit, is
what this research study is really concerned with; short circuit faults can produce
interesting consequences on the system, especially in a 12-pulse system. The primary
attribute of a DC line short circuit is that the fault will not extinguish itself until the line
current cascade down to zero and the arc is deionized. [6] Proven research studies have
shown that a majority of the DC line faults are transient in nature and can be cleared
shortly once the line is de-energized of the faulty pole. [6] The short-circuit fault
locations can vary from the DC side to the AC side. The following is a list of the
different types of short-circuits faults that are possible in the 12-pulse converter system:
faults across a non-conducting valve, faults across the bridge terminals, faults across the
AC phases on the valve side of the transformer, ground faults at a DC terminal of a
bridge, ground faults at an AC phase on the valve side of the transformer, and ground
faults at the station pole or DC busbar. [3]
The final type of disturbance in a DC system that can occur is the arc. There have
been numerous studies to detect an arc based on simulated results. References [7-10]
give a good review on the fundamental approach to arc resistance calculation and
detection which is employed in this research study.

2.5.2 Types of HVDC Protection Methods

The general methods toward DC protection for a converter system all suggest that
the protection methods use the DC side of the system to detect a DC fault. The literature
does not contain any research suggesting the AC side of the system be employed as a
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technique to detect a DC fault. The approach used in this study emphasizes using the AC
side of the system to detect a DC fault; however, it does not suggest that the DC side of
the converter system be ignored. The detection of a DC fault is performed several ways.
There are several methods for protection of HVDC lines.

The methods are the

differential protection/ line charging current detection, DC voltage derivative and voltage
level protection, traveling wave protection, directional change of current with a
comparison method, grounded point current detection method, and measurement of the
DC line resistance. [3-6, 11, 12] Each method has its own advantages and disadvantages.
The most commonly used method of protection is the voltage derivative protection. [3, 5,
6] The voltage and current are measured in which the derivatives (∂V/∂t and ∂I/∂t) are
then calculated. The derivative weighted sum is computed and compared to a defined
threshold; when the threshold is surpassed, the protection will become activated. [3, 5, 6,
12] The detection method is considered very rapid and can recognize a fault in the
detection speed of 2-3 milliseconds. [3, 6] The major disadvantage of this method is that
it is dependent on the fault loop impedance and therefore high impedance faults on long
lines are difficult to detect. [6]
Line charging current protection is perhaps the most complex form of protection;
however, its method is superior in responsiveness and sensitivity to the conventional
protection method. [12] The theory and principles behind the use of this method are
basically classified as a differential scheme. HVDC transmission line protection method
compensates for the charging and discharging current that flows through the line-toground capacitance caused by a line fault or by the operation of DC power systems. [12]
The protection method is also distinguished in that it uses current changes induced by
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voltage variations to control the operation of a relay. [12] This protection method has
been employed in the Hokkaido-Honsuh HVDC Link III project and operational since
1993. [12]
The differential approach is commonly used to backup the main protection
method employed on a HVDC line. [3, 5, 6, 12, 13] The scheme is a simple process in
which current in equals current out; it involves the measuring and comparing of the
currents at both line ends. If the difference between the two surpasses a set threshold for
a predetermined time, the protection scheme will become active. The advantage is that
this method can provide reliability and can be equipped for multi-terminal operations; the
disadvantage is that a long HVDC line length can introduce errors at each line end. [6]
For this study, however, a long transmission line is not employed because our ship length
is only 500 feet. It would be impossible to have several kilometers or more length of
cable to connect two devices.
The directional method of current is a simple concept. That is, current flowing in
a positive direction should stay constant in terms of the sign. If the sign of the current
flow were to change to its opposite, a fault condition become active. This method is
dependent on the speed of directional change in the system.
The DC line resistance method is employed for long transmission line cables.
The concept is similar with distance protection in an AC system in that impedance
change of the line signals a fault. [3] One method to detect high impedance faults is to
have a backup under-voltage unit. [3]
DC voltage level protection is employed to detect a fault in which the DC line
voltage decrease in value over a long interval of time. [6] This method is good for
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detecting high impedance faults and is used as a backup to the voltage derivative or
traveling wave protection. [6] The only disadvantage is that the method is considered too
slow for a naval LVDC SPS where time is a critical aspect in catching disturbances
within milliseconds to keep the system from devastation.
The final DC protection method is the traveling wave concept. It is normally
employed as a main protection scheme in some HVDC systems where the instantaneous
voltages and currents are continuously sampled. [6, 12] On detection of the wave front,
the differences between two samples are measured. If this is greater than the threshold,
the protection is initiated and a string of dissimilar sample measurements will initiate to
decide if the wave has sufficient amplitude for a specific time. [6] When the total of
these measurements are larger than the set threshold, a fault on the line is understood to
occur. [6] The only disadvantage is when the DC transmission line is long in length or if
a high impedance fault has occurred, the waves are severely damped, which creates
problems in the detection method. [6]
The main DC line protection schemes listed above are the derivative voltage
protection method and traveling wave protection method. Both protection methods are
limited in that if a high impedance fault were to occur, damped waves would provide
difficulties in detecting the fault and a malfunction could happen in the system leaving
security questionable. DC fault protection for a naval LVDC SPS should allow for a
high-speed detection of a fault as well as minor limitation in its performance. The fault
detection method on the naval LVDC SPS should also allow for redundancy in terms of
having a primary protection method backed by a secondary protection method in case of
failure. And in the extreme, a third backup protection scheme should be implemented in
- 26 -

extreme conditions because a converter system can react rapidly to a disturbance in the
system. The detection methods discussed above are for HVDC transmission systems.
Some of the concepts and applications should be applied to a naval SPS in that they are
fast and reliable. As for the literature review for DC protection using the AC side, this
research investigated whether an AC side detection method was just as beneficial as
previous methods and whether it should be employed.

2.5.3

Circuit Breaker Protection

It is generally known that the use of a circuit breaker in an AC system requires
using the zero-crossing point to operate/open. The zero point is used because the voltage
and current are so small at this point that an arc usually cannot stay formed. For DC,
however, there is no zero-crossing point on a DC waveform. DC is a constant energy
source; therefore, some other type of circuit breaker should be employed into the system
to break a load on the DC side once a fault/arc is detected. New research approaches
being developed today suggest that the use of a solid-state circuit breaker/solid-state
transfer switches be employed in handling the issues behind DC protection. [14-16]
Some suggestions are that IGBT, GCT, and high power MOSFETS are the ideal choice
due to their capability to handle high currents when placed into certain configurations.
[15-17] Whichever choice is employed for the future advancement of the all electric war
ship, the semiconductor device must be able to withstand high fault/arc currents for a
finite amount of time, have slow degradation properties, within constant environmental
changes with the system, be able to de-ionize an arc with extreme switching speeds, and
be economical to replace as well as inexpensive.
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2.5.4

Difference Between AC, HVDC, and LVDC Systems and Requirements

In order to establish a protection scheme aboard the naval SPS, differences
between the land based/terrestrial system and a naval ship system should be established.
The protection method for a land-based system may not be functional on a naval SPS.
The reasons are based on the following: topology, cables, distance, generation, fault
detection time and methods, load requirements, grounding, weight, and cost. [18-22]
The topology for a land system consists of a large interconnected grid network,
while a ship system is based on a ring configuration that allows any generator to provide
power to almost any load. [23] Also, naval ships prefer the use of an ungrounded system
with delta configuration that will allow the voltage to supply the load even if a single line
to hull fault is active. [23] Zones are also established and defined on a naval SPS, with
tight coupling to other systems while a land-based system is relaxed. [24] A DC zonal
scheme on a naval ship is different than a HVDC system. [25] A land-based HVDC
system does not consist of zones, and DC zonal protection methods are being developed
in which HVDC methods may not work. [6] HVDC detection methods are usually
implemented around a system with long transmission lines. A naval ship, in common
sense, would suggest that the cabling length is much shorter. Also, marine type cables
are employed on a naval ship whereas land based cables are different in properties, size,
and weight. [26] The generation requirements are also different for a naval SPS. A naval
SPS may consist of 3 generators with two in operation and 1 in reserve. The generation
capacity for the future all electric ship could be less than 50 MW or perhaps more, while
a land system goes beyond this generation. The fault protection for a naval SPS requires
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immediate detection and critical fast acting decisions; time delay relaying may not be
beneficial as it would on a land system. The conventional one to three cycle detection on
a land based system may not be sufficient for a naval SPS in that components are closely
connected and time is critical.

HVDC protection usually detects a fault by 2-3

milliseconds. However, with the AC system being tightly coupled to the DC system, the
fault detection time should be in microseconds or near. A naval SPS load requirements
are also different from a land-based system.

Pulse weapons, DC/AC converters,

propulsion motors, special computer equipment, and minor loading are connected to the
power system which require special attention and consideration when reconfiguration and
load shedding are activated.

2.6

Summary
With all of these considerations and more, based on the literature review, another

type of concept needs to be developed in order to detect a DC fault in a naval low voltage
direct current ship board power system. The conventional methods of detection for
HVDC systems are generally applied to land based system with transmission lines that
extend a great distance. Having a ship with a short distance requires an immediate and
intelligent decision to be made if a fault/arc occurs in the system.
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CHAPTER III
PROBLEM STATEMENT AND SOLUTION

3.1

Problem Introduction
The need for DC power at continuous uninterrupted rates is a reality for ship

survival during highly intense combat and regular travel. The new proposed distribution
system on the advance all-electric ship (E-ship) is designed using a DC distribution
method (zones) in which the use of transformers and possible frequency
issues/manipulations can be eliminated with the use of power electronics. These power
electronic devices can greatly simplify the system, which provides more available space,
possible cost reduction, and variable control. One key feature is to make sure that the DC
buses/systems and converters/rectifiers are protected from faults/arcing, transients, and
other malicious events that can cause unwanted interferences, shutdown, and possible
damage or destruction.
The problems facing the newly proposed DC distribution method in terms of
protection are the understanding of faults/arcing and their contributions to
instability/disturbances, their potential to damage the system or zone in terms of the type
of DC fault, and not having a closely related LVDC SPS converter model.

The

knowledge of how fast the fault can cause the system to react, the length of
instability/disturbance in terms of control and firing angles, how long a sampling method
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should be conducted before the fault is considered removed from the system, how to
incorporate a circuit breaker or similar device into the system without the mishaps of
transients or arcing during switching, the systematic effects of multiple DC faults at the
same time or different time intervals, magnitude changes within the system, and special
design considerations of the converter are also of concern with DC protection. The topic
could expand into many areas, but the research presented in this thesis is limited to DC
fault detection, an approach toward LVDC converter modeling using industrial data,
grounding schemes, and the types of DC faults and their effects toward the LVDC
shipboard power system. By analyzing each of these topics, an understanding can be
gained toward DC protection.
One of the many problems that electrical engineers are faced with is that, at the
moment, there is no actual LVDC shipboard power system in near development or
existence. Therefore, many engineers and scientific researchers are faced with forming
hypotheses about how the system will function and how the design process should be
carefully carried out.

The other issue is the decision of whether to use a LVDC

distribution scheme versus a traditional AC distribution scheme. The debate on which
power systems are beneficial, cheaper, and ultimately superior is continuously argued and
researched.
For this research topic and problem statement, it is not an intention to design a
perfect DC distribution scheme or zonal scheme, but to expose as many design issues that
can contribute to the future development and enhancement of a LVDC shipboard power
system that may be employed for future naval applications and allow for maximum and
optimal performance. The research is designed to enhance survivability for the ship(s) at
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its worst performance. In this thesis study, the main purpose is to develop a LVDC
protection scheme based on the principle of disturbance/instability toward the converter
and the thyristor’s firing process; following the conventional methods of studying DC
faults at the DC side is not relied on in this study. The general purpose is to create an
additional technique that could be used in conjunction with the existing protection
methods to allow more security for protection methods on a naval shipboard power
system. The current protection methods are considered versatile and well suited for
terrestrial land based applications, but for a naval shipboard power system, more
advanced protection methods for DC faults are required to ensure that all sides of the
issues are brought forward to provide maximum protection.

3.2

AC Distribution vs. DC Distribution
The discussion of which power distribution method is better is currently in the

process of being researched in terms of shipboard power systems.

Therefore, the

difference between the two in terms of what exists currently and what might exist in the
future needs to be examined. Figures 3.1 and 3.2 provide an overview between AC vs.
DC power system distributions.
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Figure 3.1 Traditional AC Shipboard Power Scheme Taken From [2]

Figure 3.2 Example of a Possible Future DC Distribution for Shipboard
Power Systems Taken From [2]
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The AC distribution power system consists of many transformers and other
complex equipment, which add to weight, space, and cost. One possible goal for future
development of the all-electric ship is to minimize the number of transformers aboard the
ship and replace these devices with components (power electronics, converters, etc) that
are more efficient and better controlled. The problems associated with placing
transformers on a naval ship are the weight, space, and cost. Having many oil filled
transformers aboard a ship, for example, is a hazard in that these devices can explode,
produce noise, possibly become saturated, and produce heat, which produces another
challenge for ship survivability.

Other problems associated in the traditional AC

distribution convention are frequency control and conversion, oscillations, phase syncing,
and distortion of waveforms.
The DC voltage can also tolerate distortion from noise, harmonics, etc; this will
not pose much of a problem since simple filters can be installed. Also, unlike an AC
system, the DC zonal system does not have to synchronize itself with other connecting
voltages. An advantage of a DC system is it can use high power semiconductor devices
to switch a load or reconfigure, whereas circuit breakers are traditionally employed in an
AC system to change a load or perform a reconfiguration. Another advantage of a DC
system is that it is not dependent upon three voltage waveforms (phases). Therefore,
there is only one constant DC voltage waveform. Another good quality of a DC system
is that the fault detection method can be detected and activated within a sufficient time
frame. . In terms of the differential approach, the fault detection can be caught in a
matter of microseconds to milliseconds, but the security of the system may be
compromised. Therefore, in response to the problems associated with AC distribution, a
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LVDC distribution scheme has been proposed as a solution to eradicate a majority of the
current shipboard problems. The LVDC distribution scheme for this research study is
designed around the 12-pulse thyristor converter.

3.3

Proposed Solution
In response to employing a possible12-pulse converter on the ship, a solution

needs to be defined on how to protect the LVDC system from faults, arcing, and other
malicious events. However, before this process is carried out, a converter needs to be
designed with characteristics that mimic a realistic converter. Therefore, the AC voltage
generation models, cable modeling, harmonic filtering, transformer parameters, types of
system disturbances, the firing angles, grounding scheme, types of DC faults/arcing are
all examined with careful considerations to develop a system as close as possible. By
taking these topics into consideration, we can apply DC faults and arcing phenomena to
the system and study the effects and develop an algorithm to detect the disturbance(s).
DC faults can be detected using multiple methods. Chapter 2 provides an overview of
research in this area. However, the approach developed in this study is to create a unique
method with a rapid response that can sense the DC fault and shutdown the system in
order to protect it from the dangerous effects of the fault/arcing. In order to perform this
action, the 12-pulse converter will require the use of high power semiconductor banks to
act as a circuit breaker and “turn-off” the part of the system experiencing the fault.
In order to detect the fault, the currents on the primary side of the transformer will
be monitored to detect changes or instability. However, current monitoring is not limited
to the primary side current. In the system (DC and AC), meter placement could allow an
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entire system observance to be captured. [27] With this vital information, all system
currents can be monitored or estimated in which stability can be analyzed.
instability or a disturbance strikes, immediate actions should be taken.

Once

As for the

primary side of the transformer, it was hypothesized and concluded in this study that
when a DC fault occurs, the primary side generation currents will experience
disturbance/instability. Because of the disturbance/instability, the primary side current(s)
are compared to a reference current waveform and a decision will be made if the two
waveforms are not synchronized and do not match. This process is done by mapping the
waveforms into a logic like state through detection of the zero crossing point. A pulse
train is developed in which a high is created and low is created when a zero crossing
point is detected. The pulse train is then compared to the reference waveform and when
the two waveforms do not match, a logic signal high is sent to the synchronized pulse
generator to switch the firing of alpha into reverse mode to de-energize the system and
remove the fault. However, it is noted that there is no LVDC control architecture in this
system to create a forced alpha; this is done entirely by a switching concept. Therefore,
there is a limitation on how flexible the system is in terms of control and applied load
changes.

3.4

Summary
The problem of not having a more flexible DC fault detection method or study of

LVDC SPS designed around the use of a 12-pulse converter system is studied in this
paper. The solution to a different approach in DC fault/arc disturbances is solved by the
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use of monitoring current on the primary side of the AC system using zero-crossing to
detect disturbances.
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CHAPTER IV
TEST CASES, DATA, AND TOOLS

4.1

Matlab Simulink Environment
One of the most effective engineering software tools available that can be used to

study HVDC or LVDC systems is the Matlab Simulink environment. The software is a
powerful engineering workhorse that has been accepted and adopted by the engineering
community for project development and research for almost all engineering needs.
Matlab Simulink is a simulation software tool for the study of automatic control systems;
this software is a reasonable one in the window environment that has made it attractive
for the development of a dedicated power electronic system simulator. [28] Matlab
Simulink Power System Blockset uses the state variable representation to simulate both
power systems and control systems. [29] Its specialized power system blockset libraries
contain power elements and control blocks essential to construct flexible AC
transmission systems and convention power devices (such as IGBT or GTO bridges,
PLL, square wave or PWM pulse generators). [29]
Many models for the study of HVDC have been developed in the Matlab
Simulink environment; including modeling research for HVDC systems for the HydroQuebec project and more. [29] Therefore, the Matlab Simulink software was chosen as
the software tool to study a LVDC SPS. Matlab has worked in its efforts to create a
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software environment with models and building blocks that are theoretically developed
and tested against real world scenarios. The power behind the building blocks allows
realistic models to be developed against real world situations; in this case, a HVDC and
LVDC converter system modeled in the Simulink environment. A naval low-voltage
shipboard power system using direct current has not been developed at this stage;
therefore, using Matlab Simulink will be an excellent starting point since the software has
been used before for HVDC converter designs and testing.

4.2

Computer Requirements
The Simulink simulations were executed on a Dell Desktop using an Intel

Pentium (R) 4 CPU 3.40 GHz processor. Available RAM was 1 GB. The Matlab
version is 7.0.4.365 (R14) Service Pack 2 running Simulink Latest Version V6.6.1
(R2007a+). This latest version has some minor changes than the previous version;
however, all simulations were performed on this machine. The discrete time-step for the
model simulation is set to (1/512/60) or 32.552083 microseconds.

4.3

Test Cases
The primary benchmark test was simulated under a HVDC Simulink layout

provided in the following directory with minor modifications to the design scheme:
C:\Matlab14\toolbox\physmod\powersys\powerdemo\power_hvdc. This layout provided
a comparison model against a LVDC SPS scheme to ensure the ideology developed in the
HVDC scheme is similar to the LVDC SPS.
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4.4

Data
Data requirements for medium voltage marine cable modeling are provided by

GLEXOL, whose specifications are provided by www.schilling.com. [30] The values are
incorporated into the LVDC SPS model to simulate behavior in a system when a fault is
placed on the DC side.
Other data for modeling is obtained through conferences and IEEE proceeding
papers discussing shipboard parameters and general requirements for the all advance
electric ship. These papers are included in the reference section. The information
gathered from the research papers, journals, and etc are geared toward voltage generation,
system power requirements, types of rectifier schemes, current and voltage load
requirements, and configurations.
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CHAPTER V
APPROACH/DESIGN, ALGORITHM, AND ANALYSIS

5.1

The 12-Pulse Converter System
The first step in the research process involved incorporating some realistic

constraints into the design process. To successfully develop and test the protection
method behind disturbances/instability striking the 12-pulse converter system, the system
design had to mimic a system as close as possible to ideal. This ensures the time and
system dynamic characteristics are realistic in terms of the modeling. The 12-pulse
converter is analyzed from many aspects and angles. The following outline constitutes
many of the considerations taken in this research analysis and approach.
1. AC Voltage Generation Models
2. Cable Modeling
3. Harmonic Filtering
4. Transformer Parameters
5. Types of System Disturbances
6. The Firing Angles
7. Grounding Scheme
8. Types of DC Faults and Arcing
9. Algorithm
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10. Models
A 12-pulse converter was chosen for its dynamic flexibility and control. This
system has the potential to reduce the number of transformers aboard a naval ship and
reduce the complexity of the system.

The AC voltage generation for the 12-pulse

converter in this study is set to the proposed 13.8 kVLLRMS. A grounding scheme on the
ship is assumed - no neutral or floating. DC protection in this study is geared at
analyzing a 12-pulse LVDC radial converter with a constant 10 MW loading without
massive interruptions from load changes.

The DC voltage output of the 12-pulse

converter is set to 5000 volts DC, and the DC current output is set to 2000 amps DC.
This satisfies the requirement for a 10 MW load scheme employment. The assumption is
that the naval ship will house three generators that will compensate for a total ship
loading of 30 MW; the loading assumption can be adjusted respectively. Having threegeneration units would suggest a total of 6 transformers are required. However, if
survivability is a key issue, then one MT30 generator can supply the total 30 MW load,
while a spare/idle MT30 generator stays online in case of generator failure. This can
reduce space and cost.
The 12-pulse converter is designed with the use of transformers (wye-delta, wyewye) that produce the phase shifting of the generator supply currents. The current signals
are assumed to be captured by current transformers. The conventional method of using a
delta-wye, delta-delta transformer configuration was not chosen for this study. The
reasons are that the delta-wye delta-delta configuration may not allow the AC side of the
ship to observe when a DC fault or arcing phenomena has occurred in the system or
analyze the patterns of the DC fault with respect to grounding resistance or arcing
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phenomena based on variable length. Also, delta configurations trap the zero-sequence
current when a fault occurs making the detection of the fault harder to observe and locate
on the AC side of the ship based on certain relay types. The scheme was developed to
allow faults or disturbances in the system to be easier observed and caught within a rapid
time frame.

5.1.1

12-Pulse General System Design Specifications

The basic DC output values for the load DC voltage and current are calculated for
max DC loading of the system from Equation (2.4).

VDC or Vdo = 2 *

(

)

3 6 1900 / 3
cos 10 ° = 5053.84 V
π

Since the lumped inductance from the cables is 1.313 μH and the inductance on the
secondary side of the transformer is 31.91 μH, the total lumped inductance on the
secondary side is 1.261e-6 H.

Therefore, the final 12-pulse DC load voltage for

verification was calculated from Equation (2.30):

= 2*

3 2 1900

π

cos(10 ) −

3 (2 * π * 60 ) 1.26e − 6 2000

π

= 5053 V DC Voltage Output
The primary side inductance of the transformer can be neglected since the secondary side
is useful in the calculation. Since the cable impedance and transformer impedance are
not neglected and does not create any major significant problems, it is assumed that Vdo
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will be approximately 5000 V output from any minor associated losses. Therefore, the
desired output current for the 12-pulse converter is 2000 amps.

dototal

=

R

=

I

Load

R Load =

V

do

(5.4)

Load
V
do

(5.5)

R

I

dototal

5000V
= approx 2.5 Ω
2000 A

The next assumption was the generation created/produced. This study employed
a 10 MW DC loading for a radial system, and assumed AC Pin = Pout for DC. Therefore,
a sturdy and efficient generation was chosen to supply the load.

The megawatt

generation chosen for this study is based on the Rolls-Royce Model 36 megawatt (MW)
MT30 Generator. [31] The next assumption was that the load will operate at a minimum
power factor (pf) = .85 lagging produced by the MT30 Generator. Therefore,
P
Power Factor = out
S
Pout
S=
Power Factor
10e6
S =
= 11.76 MW or 12 MVA
.85

(5.6)
(5.7)

Therefore, 12 MVA is the rating for each transformer.

5.2

Voltage Generation
The first approach was to consider the difference between using a three-phase

voltage source in phase with a RL branch and using a simplified three-phase synchronous
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machine with stator windings that are connected in a wye formation to an internal neutral
point. The two voltage generation set-ups were implemented to show the differences
between using a realistic AC voltage generation versus an ideal/generic voltage
generation. By exploiting the difference in the two, a confidence factor was established to
ensure the research approach toward protection and instability in the 12-pulse converter
was factual. The generator model does not incorporate a control scheme in terms of
having an IEEE type 1 synchronous machine voltage regulator combined to an exciter, or
a Generic Power System Stabilizer. Therefore, there is no control on the machine AC
voltage generation that may have an impact on the speed of fault detection; it was not
employed in this study. The following figure shows the two-voltage type generation:
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Figure 5.1 Different Types of Voltage Generators: Ideal vs. Modeled Generator
More information on these devices can be located in the Matlab Simulink help index. For
both AC voltage generators, the generation was set to 13.8kVLLRMS. The power rating for
the generator model was set to 12 MVA @ 60 Hz.
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5.3

Cable Modeling

5.3.1

AC Cables

The cable modeling and information was obtained from the following website:
http://www.1st4cables.com/downloads/gexolcatalog.pdf.

The following diagrams are

taken from the [26, 30] pdf file and used as a reference for useful cable information.

Figure 5.2 Cable 1111 Information Used to Connect the Generator and
Transformer Together [26, 30]
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Figure 5.3 Cable 1111 Information Used to Connect the Transformer and
Rectifier Banks Together [26, 30]
Since the basis of the model states that the 3-phase AC generation will be
13.8kVLLRMS, the decision was to choose cabling that would fit the description and
demand of the simulation for a possible worst-case scenario or max loading. Two types
of cables were used in the simulation:
1. A single conductor type MMV Marine Medium Voltage – 15kV, 100% Insulation
level: Armored & Sheathed – with grounding was chosen to connect the generator
to the transformers.
2. A single conductor type MMV Marine Medium Voltage – 5kV, 100/133%
Insulation Level: Armored & Sheathed – with grounding was chosen to connect
the transformers to the rectifier.
The parameters for the resistance, inductance, and capacitance were obtained from Figure
5.2 and 5.3 highlighted in a blue box; however some values that had to be tweaked were
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the capacitance and minor ampacity. The reason is that the 1111, for both cable types,
capacitance could not be calculated; therefore a 777-cable capacitance, which is closely
related to the 1111 cable, was employed. The value of the capacitance was obtained from
the manufacturer and uses the same value for both cables since the value is relatively
very small and should be insignificant.
The ampacity chosen was rated for amps in the free air configuration, which is
closely related to the single banked in tray configuration value. Thus, the ampacity
values given for each cable was slightly above 1000 amps for the cable configuration.
The values listed were for Ω/1000 ft. These values were altered to another length based
on estimates of the ship’s length and location speculations. Tables 5.1 and 5.2 give a
summary of the properties:

Table 5.1 Cable Summary for 15 kV
A Single Conductor Type MMV Marine Medium Voltage
15kV, 100% Insulation Level: Armored & Sheathed

AC Resistance
at 90 deg C
Ω/1000 ft
0.017

Inductive Reactance
at 90 deg C
Ω/1000 ft
0.036

Ampacity
In Free Air
(amps)
1061

*Note, for the 15kV Cable, the DC Resistance @ 25 deg C (Ω/1000 ft) =
.011
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Table 5.2 Cable Summary for 5 kV
A Single Conductor Type MMV Marine Medium Voltage
5kV, 100/133% Insulation Level: Armored & Sheathed

AC Resistance
at 90 deg C
Ω/1000 ft

Inductive Reactance
at 90 deg C
Ω/1000 ft

Ampacity
In Free Air
(amps)

0.017

0.033

1084

We have to take into consideration the design parameters of a naval ship in terms
of the total ship length. The basic ship characteristics in terms of length and other
possible

ideals

were

http://www.msc.navy.mil/SanJose/.

taken

from

the

following

website:

The website was used as a reference in

understanding an actual built ship’s length and compared to factual data of actual naval
combat ships obtain from Northrop Grumman Ship System, Pascagoula, MS. These
ideas were then used to develop an idealistic scenario that could be employed for the
cable length in a ship.
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Figure 5.4 Approximate Ideal Ship Layout Model: www.msc.navy.mil/SanJose
Based on the above scenario, it can be noted that the ship is divided into
compartments. From having taken two previous courses on naval ships at Northrop
Grumman Engineering Sunplex, Ocean Springs, MS, a hypothesis could be to state that
the generator would not be housed in the same housing unit with the rectifier or
transformers. This is due to several important reasons. The generator, rectifier, and
transformers must have their own location/housing unit where they will operate safely.
This create a safety margin such that if one sector or housing unit is destroyed or nonfunctional, then at least the other two housing units with the generator, rectifier, or
transformers will still be of usefulness. However, losing one unit would suggest that the
functionality would be limited, however, saving a part of a unit is better than losing all,
especially if the system can reconfigure. What is known is that the generator will not be
housed in the same unit as the other two components. Therefore, the cable length must
be taken into consideration and the proper values for the resistance, inductance, and
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capacitance must be calculated.

Thus, for the research purposes in this study, the

following cable length will be assigned:
From the Generator to the Transformer: Cable length will be 100 ft
From the Transformer to the Rectifier: Cable length will be 30 ft
Based on the given information from the tables and pdf file, the following calculations
are tabulated:

Length : 100 Foot Cable
note100ft = .03048km

R = (.017Ω / 1000 ft) *100 ft = .0017 Ω

(5.8)

R = (.017 Ω / 1000 ft) * (1ft / 3.048e - 4 km) = .056 Ω/km

(5.9)

Resistence per unit length

(Needed for Matlab)

LReactance = .036 Ω / 1000 ft XL = jωL → .036 / 2π 60 = 9.54e - 5 H
(9.549e − 5 Η / 1000 ft) * (1ft / 3.048e − 4 km)
= 3.133e − 4 Η/km = Linductance per unit length
Capacitance for 777 = .589 pf/m ≈ (approx.equal) the Capacitance for the 1111
(.589 pf / m) ∗ (1000 m / 1 km) = 589 pf/km
Capacitance per unit length
Ampacity =1061 Amps

Length : 30 Foot Cable
XL = jωL → .036 / 2π 60 = 8.753e - 5 H
LReactance = .033 Ω / 1000 ft
(8.753e − 5 Η / 1000 ft) ∗ (1ft / 3.048e − 4 km)
= 2.872e − 4 Η/km = Linductance per unit length

(5.10)
(5.11)

(5.12)

(5.13)
(5.14)

Resistance and Capacitance are the same as the 100 ft cable. Only change: 30ft =
.009144 km. Therefore, the distance factor was changed in Matlab Simulink to match
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this. The Ampacity = 1084 Amps. From the following Matlab parameter list shown in
Figure 5.5, the basic modeling is demonstrated:

Figure 5.5 Matlab Cable Setup
The diagram shows that there are two sets of cables for each of the A-B-C phases.
This is simulated because the peak current reaches 2000 amps for each phase – from the
generator to the capacitor filter and from the transformers to the rectifiers. Also, the
ampacity is rated for about 1061 and 1084 amps, and the cables must be doubled so that
the current can split and not exceed the ampacity. A future change of the cable would be
to employ the π – model in the Simulink environment.
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5.3.2 DC Cables

The output of the rectifier was connected to a constant 10 MW load. In between
the rectifier and load was a cable that possesses a small amount of resistance,
capacitance, and inductance. Therefore, the inductance will be assumed to be coupled
into the AC ripple filter, and the capacitance will be also be coupled with the filter
capacitor on the system. The cable length will be approximately 100 feet. The resistance
is shown to be .011 Ω / 1000 ft @ 25 degree C. However, the desired resistance should
be at 90 degrees C since max loading is being examined. The cable is made of copper,
and the correction factor for resistance will be:

R2 = R1[(234.5 + T2) / (234.5 + T1)]

(5.15)

.011Ω / 1000 ft *100 ft = .0011Ω
R2 = .0011*[ (234.5 + 90) / (234.5 + 25)] = .0014 Ω
However, due to ampacity of the cables being 1061 amps (regardless of AC or DC
specified) and Ido = 2000 amps, two cables must be installed in parallel to divide the total
current. Thus:
(.0013 - 1 + .0013 - 1) -1 = 6.878e - 4 Ω = Resistance of DC cable.

5.4

(5.16)

Harmonic Filtering
In order to add the harmonic filtering, a calculation was performed to determine

the correct values needed for the Matlab Simulink harmonic tuning capacitors. If the
conventional formula is taken for a 6 pulse, then (without the consideration of the effects
of Ls):
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Q = 3 V I1Sin α = 3 VLNRMS ( 6/π ) Ido Sin α

(5.17)

Q = (3*13.8kV * 6 * 2100 *Sin 10) / ( 3 * π )

However, since a 12 pulse is being implemented, Q must be multiplied by 2. Thus,

QTOT = 2 * Q =13.59 MVARS,

or

13.6 MVAR

(5.18)

In order to verify these results, the system linear impedance must be measured using the
Power GUI in Matlab. The impedance vs. frequency measurement option was selected in
which the harmonic filters and breaker were removed from the main system and a
measurement was made. This allowed the calculation for Q from Xc to be obtained and
compared against the previous Q value.
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Figure 5.6 Snapshot of Measurement of Frequency vs. Impedance of System
Without Breakers and Harmonic Filters Added.
To verify the results from the graph, it is shown that Xc = 4.668 Ohms. This value
confirms that the total reactive power of the filters at 60 Hz is:

Qc = V 2 / Xc =13.8e3 2 / 4.668 = 40.79 MVAR.

(5.19)

However, since three capacitive filter banks are installed, 3 must divide this value. Thus:

Qtot = 40.79 MVAR / 3 =13.59 MVARS or
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13.6 MVARS

(5.20)

From the two previous calculations, it can be noted that there is a match and that the
compensation must be set to 13.6 MVARS for the capacitive filters. Now, due to

technical constraints of the Simulink environment, the 23rd and 25th harmonic was
eliminated also with the 11th and 13th harmonic, and that is why there are three capacitor
banks.

This was because the impedance measurement tool would not allow for a

measurement with an inductor in parallel with the Z tool, so the 23rd and 25th harmonic
filters were installed to correct this small problem. In a real situation, these two filters
would not be needed, and only the double tuned capacitive bank for the 11th and 13th
harmonic filter would be necessary. However, if the 23rd and 25th were necessary, they
could be installed but a cost issue would be a concern. However, power quality may
improve. Also, for the Z impedance measurement tool, the multiplication factor of 1/2 to
the impedance was applied in order to obtain the correct positive-sequence impedance
value for measurement. As far as the value for the capacitor placed at the end of the
converter, it is experimental. The inductive value to eliminate the AC ripple on the
output voltage of the rectifier was chosen based on an iterative process, however, future
design should be based on the 6th harmonic of the current waveform.

5.5

Transformer Parameters
The transformer parameters were one of the most important factors in shaping the

protection and instability scheme. This study takes the current waveform from the
primary side of the transformer and uses the signal as the decision making process. The
transformer model employed in this research was the three-phase transformer (three
windings).

This model implemented a three-phase transformer with configurable
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windings connections. [32] The transformer model only has one primary side and two
secondary sides.

This model was chosen because the three-phase transformer (two

windings) kept producing distortion and stability problems. In a realistic approach, two
primary sides would be implemented on an actual naval shipboard power system that
may provide better survivability features. Also, by having only one primary side, it is
unclear which secondary side is producing the strange effect if a fault or arcing
phenomena occurs because both secondary sides share the primary. Therefore, both
secondary sides were monitored.

The transformer had the ability to produce the

following configurations: Y (Wye), Y (Wye) with accessible neutral (for windings 1 and
3 only), Grounded Y, Delta (D1)-delta lagging Y by 30 degrees, and Delta (D11)-delta
leading Y by 30 degrees. [32] Figure 5.7 shows the parameters list employed in the
Matlab Simulink environment for the transformer.
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Figure 5.7 Transformer Parameters
The next step is to establish a common connection point. In accordance to the
Matlab Simulink environment, the parameters values must comply with industrial
standards. [32] Therefore, the resistance and inductance of the windings must be chosen
in per unit (p.u.) values. The values are based on the transformer rated power Pn, in VA,
nominal frequency fn, in Hz, and nominal voltage Vn, in Vrms, of the equivalent
winding. [32] Therefore, the windings for each parameter required the resistance (p.u.)
and inductance (p.u.). The resistance and inductance (p.u.) are defined as:
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R ( p.u.) =

R(Ω )
R
base
(Vn)2

(5.21)

R
=
base
Pn
L(H)
L( p.u.) =
L
base
R
= base
L
base 2 π fn

(5.22)
(5.23)
(5.24)

The per-unit values were defaulted and assumed to be sufficient. Finding actual data for
this transformer type was inconclusive. Note: all three values for each winding are the
same; therefore, future work would suggest employing different values to observe more
effects from faults and arcing. For this study, it is taken as is.

R1actual = R 1(p.u.) * R

base

= .0025 * 5.29Ω = .013Ω

(13.8e3)2
= 5.29Ω
base
12e6
L1actual(H) = L1(p.u.) * L
= .04 * .0140 = 5.612e - 4 H
base
5.29
L1
=
= .014 H
base 2 π 60
R1

=

(5.25)
(5.26)
(5.27)
(5.28)

These values are considered sufficient for this research study. Their magnitude does not
suggest abnormal values. The same process was performed for the secondary side of the
transformer. The values obtained were sufficient also.

5.6

Types of System Disturbances
In this study, there were two types of disturbances being analyzed. The first

disturbance was arcing, while the second disturbance was DC fault types. The output of
the system was tapped at the load with the arcing model and fault model using different
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time intervals for employment of system disturbances. The arcing model is a basic model
that allows the simulation of a variable arc or constant arc length; however, this study
focuses on the variable arcing due to the fact that constant arc length is much too
complex.

The arcing model is general and somewhat different than the new arc

calculation method developed by a group of Germans scientist at the University of
Saarbruechen and the University of Belgrade. [9, 10]
The simulation of DC faults was performed by an AC fault block, in which only
one port/leg of the block was employed to simulate the fault; however, for other fault
types, two port/legs may be used for the simulation. The characteristics should follow the
same principal of an AC fault in that it is a voltage cable being instantaneously connected
to ground with some type of grounding resistance. The grounding resistance and fault
duration time was kept constant during the simulations for all cases to avoid complexity.

5.6.1

Arcing

Arcing is defined by dictionary.com as a luminous discharge of current that is
formed when a strong current jumps a gap in a circuit or between two electrodes. Arcing
has a highly complex nonlinear characteristic, and there are many factors that determine
the arcing effect. This study was of concern because arcing may lead to a fault, and the
detection of an arc can prevent a fault that could damage the system and create unwanted
down time. Arc length was of concern also because length determines arc strength.
Thus, if the system is operating at an output of 5000 V DC, 2000 A, the possibility of
arcing was of concern especially if power electronics are being implemented. Catching a
fault in one to three cycles may not be fast enough to save the equipment from potential
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damage or failure. The lifetime and tolerance of power electronics to sustain a successful
operation after shocks and transients degrades with time. And small persistent arcs can
eventually degrade and weaken a system regardless of how fast or short the time frame
was during the malicious event. One of the biggest challenges has been to model the arc
phenomena, and the most popular modeling concept has been the Warrington Formula [9,
10]; however, this concept is not quite accurate. Figure 5.8 illustrates the existing arcing
model in the Matlab Simulink environment:

Figure 5.8 Matlab Simulink Arcing Model
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The first step was to calculate the arc resistance. However, there are several
methods used to calculate the arc resistance and two approaches were taken in this study.
The first approach was the use the well-known equation developed by the University of
Saarbruechen and the University of Belgrade. [9, 10] This approach has been compared
with the Warrington formula and found to be trustworthy. [9, 10]
The first equation used to calculated the arc resistance is:

Rarc = ( 2 * 2 * Ea * L ) / (π * I ) ;
Where :
R is the arc resistance, in Ohms (Ω)
L is the arc length in meters (m)
I is the RMS arc current in amps (A), and
Ea is the arc voltage gradient in V/m (Volts/meter)

(5.29)

L is chosen in this setup to be an arc length of 1 foot = 0.305 m

Rarc = ( 2 2 *1200 * 0.3048 ) / (π * 2200 ) = 0.150 Ohms (Ω)
To make sense of this approach, the parameters must be defined. For instance, L the length, is taken to be 0.3048 m or 1 foot due to the assumption that 1 foot is an
appropriate length for an arc. One foot of an arc length is quite suitable in terms of
looking at fault current especially if 5000V DC, 2000 A is chosen for the system.
However, a smaller arcing length should be a future consideration; but the assumption
stands that there is at least one foot between the exposed cable and ground. The starting
arc current is chosen to be 2200 amps in which our system current is 2100 amps. 2200
amps is given a small tolerance of (+)100 amps in terms of a small percentage of
exceeding max current loading on the system.
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The voltage gradient is chosen at 1200

V/m and will not be discussed in this thesis. The range of the voltage gradient can be
1200 or 1500 V/m unit, depending on which equation approach is taken. The second
equation takes the voltage gradient to be 1500 V/m.
The second equation approach is taken from literature in which another different
equation is employed. [9, 10] The voltage gradient is taken to be 1500 V/m, the arc
length to be one foot, and the current to be 2200 amps. The equation to calculate the arc
resistance is defined as:

= [ (855.3 / I) + (4501.6 / I 2 ) ]* L ;
arc
Where :
I is expressed in Amperes (A), and
L is the arc length in meters (m)
R

R

arc

= [ (855.3 / 2200) + (4501.6 / 2200 2 ) ]* 0 .3048 = 0.119 Ohms (Ω)

(5.30)

(5.31)

Looking at the two equations and their suggested arc resistance values, the values
range from 0.12 to 0.15. The median approach will be taken in that, [(0.15 -0.12) / 2] +
0.12 = 0.135. Therefore, the arc resistance for this study will be 0.135 Ohms. The next
step was to return to the Matlab Simulink block. In this environment, the arc resistance is
given an equation unfamiliar to the previous equations solved. Since this equation is not
familiar to the previous environment, the calculated arc resistance from above will be
used as the finite arc resistance.

The Matlab Simulink equation to determine arc

resistance is:
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R arc = Ro * exp(-k * i)

(5.32)

Where :
I = rms value of the arc current (A), and
Ro, k = arc parameters.
These arc resistance parameters are unknown to the environment; therefore, a trial
and error plotting approach using Microsoft Excel was used in order to understand how
these parameters impact arc resistance. Another note is that the variable arc resistance
box will be checked. Consequently, the mean arc resistance will be a function of the arc
current according to the Matlab Simulink equation, and the resistance will not be kept
constant. This is actually a good approach in that the arc resistance is not constant due to
the fact that it has to seek a high location of potential and branch out. When branching is
performed, the arc must develop a length, however, the length should be variable in terms
of the constant seeking of a potential to sustain itself, especially if grounding is of
reference.
The Matlab Simulink arc resistance equation is set to equal 0.135 Ohms. Thus:
Rarc = Ro * exp(-k * i)
0.135 = Ro * exp(-k * 2200)
Hence, Ro = 0.135 / exp (-k * 2200);

(5.33)
(5.34)

Since k is an iteration index increment, the value of 1 is chosen to initialize and k is
slowly decremented by 0.001. From the decremented k values, Ro is calculated until k =
0.001. Then a plot was established and several random k points (from high to low) were
tested in the Matlab Simulink simulation to understand which values were suitable. From
the testing, it was found that k = 0.003 to 0.001 were good values. Once any k value goes
above 0.006, massive problems strike the simulation environment. Using k = .003 and
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Ro = 99.238, these are the value that that are employed for simulation purposes in this
study. Figure 5.9 is a small sample and plot from the MS Excel iterative process.

Figure 5.9 Calculation of Ro for Matlab Simulink – Arcing Properties
After setting the values to the corresponding graph, the arcing simulation was tested to
ensure that the DC fault/arcing algorithm can detect the arcing disturbance and shutdown
the system to prevent failure.

5.6.2 DC Faults

Some previous simulations have been performed in the Matlab environment to
create a DC fault on a 12-pulse converter. The 12-pulse converter, however, was a
HVDC system that was simulated to have 300 km of transmission line and such. For this
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study, this is not the case. This system deals with several feet of cabling. Therefore, this
model cannot be concerned with studying line-charging currents from the cabling
capacitance to detect DC faults or other techniques due to long transmission line
impedance. The cable model was only several feet of length, and the charging properties
were insignificant. The HVDC studies also simulated the DC fault using a simple switch
with a set amount of resistance. Since a HVDC system has 300 km of cabling, a simple
switch may suffice in that line charging currents will create a fault and produce
characteristics and disturbances. However, for a short amount of cabling length, v or
propagation speed in km/s =1/( (L * C)) L in H/km, C in F/km is important toward
fault detection speed. Long transmission lines have the ability to have high capacitive
values that allow charges to build and create fault characteristics that are observable
when a fault occurs. However, for short distribution cabling, the capacitive effect is
negligible and other techniques have to be employed. Propagation speed determines how
fast the system will react to disturbances and how significant these changes will be. If
this disturbance is incredibly fast, for example, using a simple over-current relay with one
to three cycle catch time may not be beneficial. This is one of the many important
reasons why the cabling model is very important in these simulations. Without having
some realistic cabling modeling, it would be difficult to understand how fast a
disturbance can be caused by a DC fault.
The AC fault block is employed in order to simulate the DC fault for this LVDC
radial system. However, for a line-to-ground fault, for instance, only one port/leg of the
AC fault block is employed. Grounding resistance is set to 0.001 Ohm. Since the system
is radial and set to a constant 10 MW load, multiple faults and locations will not be of
- 67 -

importance; the goal is to detect the DC fault. Since a one zonal system is set for this
simulation, the effects of outside disturbances are neglected. Transient startup time is
also neglected in some cases, however it is included. Figure 5.10 illustrates how to
employ a simple DC fault in the Matlab Simulink environment for a HVDC system.

Figure. 5.10 Simple Matlab Simulink Applied DC Fault Using a Circuit Breaker.
This simple test case is the norm in simulating DC faults in the Matlab Simulink
environment. However, this scheme is trivial in its approach and will take further
research to gain a full understanding of how the system will react to different types of DC
faults. Therefore, a grounding resistance is employed in the AC block and used in the
simulation study. Different types of DC faults were analyzed also.

5.7

Firing Angles
For this study, since the load is a constant DC 10 MW load and non-dynamic in

terms of changing, the firing angle was set to a constant 10 degrees. However, in case of
a fault, the firing angle was set to 100 degrees. When a DC fault/arcing strikes the
system, the rectifier was set into inverter mode (had to identify when a DC fault/arc hits
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the system) in that the system can absorb the fault current. The reasoning based for 100
degrees is that between 90 and 270 degrees, this causes the 12-pulse converter to reverse
polarity. Since our firing angle is 10 from zero, then 90 + 10 degree will make 100
degrees. Future simulations should examine the effect of raising the firing angle higher
than 100 degrees to note if there are any significant positive or negative effects. Raising
the firing degree can also cause much reactive power to be drawn from the generator,
regardless of the polarity, and harmonic filtering is a function of the firing angle, which
makes the situation more complicated if a control system is not designed. A key issue
that must be addressed is that the generators on most ships are not designed to handle
power factors less than a certain point.
The transformer is rated in this study to handle up to 12 MVA. Thus, the power
factor, pf = P/S, is =10 MW/12 MVA = 0.85 lagging. (5.35) If the power factor were to

plunge below say 0.85, the generator may shutdown which is not the desired results
intended or aimed, especially if the ship is in an all fight or flight situation.
The following is a basic graph to ensure that the maximum value of Vdo, DC
voltage output, was achieved by using a very low firing angle to draw minimum reactive
power. The secondary voltage on the transformer (for the delta and wye) is set to
1900VLLRMS. This is the value in which the firing angle is based upon.
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Figure 5.11 Firing Angle vs. Voltage (DC) Output.
As illustrated in Figure 5.11, the maximum Vdo DC output voltage is achieved at a
minimum firing angle.

5.8

Grounding Schemes
Grounding is a very important issue in this study and future shipboard power

systems. There is a constant debate on whether the all-electric ship will be grounded,
neutral, or floating; studying the effects of grounding and their locations were simulated
in this study. Because Vdo is 5000 V DC @ 2000 A, grounding was a topic of concern,
especially if the hull of the ship will be the grounding point. The arcing mode and DC
fault were employed with grounding conditions and non-grounding conditions to
understand if the zero crossing technique can recognize if a fault is present or not. Table
5.3 summarizes the grounding type conditions/locations:
- 70 -

Table 5.3 Grounding Scheme Scenario Where 1 Represents
Grounding and 0 Represents No Grounding
Generator Wye Primary Wye Secondary
0
0
0
0
0
0
0
0
1
0
0
1
0
1
0
0
1
0
0
1
1
0
1
1
1
0
0
1
0
0
1
0
1
1
0
1
1
1
0
1
1
0
1
1
1
1
1
1

Rectifier
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1

.
Table 5.3 was used to test each condition to ensure the algorithm could detect the
arc/fault and return the system to normal stability. Each test scheme was tested using
arcing and a DC fault for different grounding cases under each disturbance.

5.9

Types of DC Faults and Arcing
The characteristics of an AC fault are that the fault can be line-to-ground, line-to-

line, line-to-line-ground, and so forth. Generally, DC faults are thought of differently
from the AC faults in that they do not follow these characteristics. However, that is not
the case. In the Matlab Simulink environment, there are several models provided with an
x-pulse converter configuration. These models incorporate a DC fault into their scheme
to simulate the effects of a DC fault on the system. The DC fault in the Matlab Simulink
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environment is considered in each case to be a simple circuit breaker, without a
grounding resistance incorporated. This level of detail would have to be corrected by
adding a series resistor to compensate the grounding resistance. The ideology behind
using a simple circuit breaker is considered realistic but should be extended to provide a
further in-depth examination.
Therefore, the AC fault block/model in Simulink will be a better tool in creating
DC faults. The reason is that the inside components on a ship are closer together,
allowing room for close contact faults to occur, whether it be towards ground or another
component. By having this close proximity, the line-to-ground scenario can be expanded
and allow a more in-depth analysis of DC faults. Another benefit to using the AC fault
model was the level of complexity and confusion is reduced. Having several DC fault
switches in series or parallel to create a combinational effect can create confusion
allowing room for mistakes (time switching and such) to be created.

Figure 5.12,

obtained from the Simulink model block – AC fault, illustrates a better fault technique
that should be applied to DC faults on the ship system.
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Figure 5.12 Simple Matlab Simulink AC Fault Model Showing the Inner Scheme. [32]
The above AC fault model provides a more flexible approach toward simulating a
type of fault. For instance, the grounding resistance is included along with a setup that
allows for three multiple inputs – lines/cables. Since the converter has two outputs,
positive and negative respectively, creating a line-to-line fault, for example, is possible
and easier. By having a positive and negative terminal, respectively, a DC fault approach
can be developed in which different multiple DC faults can be applied to the system.
Figure 5.13 illustrates the positive and negative terminals in which faults can occur.
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Figure 5.13 Basic Output of Converter Illustrating Locations Where Faults Can Occur
Therefore, the scheme has the ability to incorporate the following DC faults based on the
AC fault model:
1. Line-to-Ground Fault
2. Line to “Air” Fault
3. Line-to-Line Fault
4.

Line-to-Line-Ground Fault
The grounding scheme in Figure 5.13 is dependant on the individual’s design.

Each state is then thought of as having a 0 or 1 state, where 0 = non-grounded, and 1 =
grounding applied. Therefore, 21 = 2, and 2*4 = 8 total possible combinations in which a
DC fault can be applied to the system. This approach would seem trivial in that some
cases may be the same as another. In that case, those states of DC faults may be
eliminated based on the user discretion due to redundancy.
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For the case of 1, the Line-to-Ground Fault, the grounding state is set to 0, where
no grounding exists on the rectifier output path of the AC/DC converter. However, let us
assume a grounding path exists outside the path in which a DC fault connection can be
created. Therefore, this scenario is different than if a grounding state is set to 1, where a
grounding path does exist on the rectifier output. Figure 5.14 illustrates the concept.

Figure 5.14 Illustration of the Grounding Concept
The two concepts illustrated in figure 5.14 are very dissimilar. Therefore, the following
approach is applied to the arcing conception as well. There are three types of arcing
schemes employed in this study:
1. Direct: Line-to-Ground Arcing
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2. Contact: Line-to-Line (Non-grounding) Arcing
3. Contact: Line-to-Line (Ground) Arcing
Each type of effect is simulated in Chapter 6 in a summary table, which provided an
understanding of the system’s behavior and whether the zero-crossing logic algorithm
detected the disturbance.

5.10

DC Fault Detection Algorithm
The algorithm for the DC fault detection is a straightforward concept based on the

disturbance/instability of a waveform. In a sense, phase lock loops could be incorporated
to detect instability and correct the problem, however, the goal is not to correct the 12pulse converter AC side instability or disturbance in terms of generation; that is the
purpose of fault clearing on the DC side. The goal is geared at sensing the instability or
disturbance caused by the DC fault or arcing and forcing the converter into inverter mode
to prevent the DC fault from causing rising currents that may destroy the converter
system. Monitoring rising currents is also a function of the generator control system and
how well the system responds to system changes.

Therefore, a basic algorithm is

employed based on reference logic to detect instability/disturbances due to fault/arcing in
the converter system. The logic is then tested in the 12-pulse converter system to ensure
that it is sufficient in detecting DC faults. There were two test methods in which the
algorithm was tested. The first method was tested against an ideal system where there is
no time delay or lag in the signal being analyzed. The second test was performed against
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a signal where time delay or time lag is introduced to observe if the algorithm can also
detect the fault with the delay.
The three-phase generator current waveform created by the 12-pulse converter
model is the target of exploitation. The first intended target was the three-phase current
located on the secondary side of the transformers, however, that approach is more
complex than the generation current due to transformer modeling.

Therefore, the

generator current must be mapped into a logic like format in which the algorithm can
being analyzing for the detection of DC disturbances.
The disturbance detection is flagged based on the logic comparison, not
frequency. Using frequency as a detection method requires an entire interval, or cycle, of
the waveform to be analyzed (or more) and then a decision making process occurs. For
this study, using an entire cycle is not required.

5.10.1 Basic Algorithm

The basic algorithm is based on the following structure setup as shown in Figure
5.15.
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Figure 5.15 Basic Algorithm Without the Introduction of Time Delay.
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The algorithm begins with the converter system on startup when the generator is
turned on. The startup transients are ignored for the most part of the simulations but are
considered an important factor and can be analyzed. Once the startup transients have
passed, dependent on the user set “time to ignore”, the algorithm begins the process of
sampling the generator currents (can be Ia, Ib, or Ic, depending). The generator currents
are sampled based on the zero crossing logic. In other words, a high or low, depending,
was registered every time a zero crossing point is located on the generation current
waveform. Figure 5.16 illustrates the concept.

Figure 5.16 Current Mapped Into a Logic Train/Pulse Form Based on the Zero
Crossing Point; Amplitude of Pulse Is Made Large To Illustrate
the Concept Overlapping the Diagram
The high and low signals were obtained by the use of current transformers which
is assumed to operate properly regardless of fault level currents. The signals were set to
the amplitude of the user’s desire – usually about 5 to 10 volts DC. The logic signal is
then fed into a microprocessor, or program, which then compares the logic signal to a
reference signal.

The reference signal was a created logic signal in which assumes
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normal system operation at a healthy dynamic state. The reference signal assumes no
fault condition and was used as a comparison signal only. The two signals are then
compared against each other. The comparison was performed using a simple XOR logic
gate. Figure 5.17 shows the XOR.

Figure 5.17 XOR Logic Comparison of Fault Signal vs.
Generated Reference Signal
The generator currents were used to create the signals by utilizing the zero
crossing point. Once the signal was created, it was compared to the generated reference
signal. When the two input signals do not match, a flag, or 1 (High) was activated. The
output of the XOR logic gate was fed into a monostable flip-flop. The device was set to
activate a time pulse when it detected either a rising edge or falling edge on the output of
the XOR. Once the edge was detected, or changed in signal caused by the disturbance
from the DC fault or arcing, a pulse duration signal of 0.1 seconds was created as the
time set to clear the fault by changing the firing angles from 10 degrees to 100 degrees.
Once the time pulse duration was finished, the firing angle was defaulted back to 10
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degrees. The pulse duration signal time length was specified by the user and can be any
time duration. Longer pulse duration time requires that the DC system stay in inverter
mode and cause the output DC voltage and current to become zero and not supply the
load. This also allows more time for the system to de-energize the DC side where the
fault or arcing is located. Therefore, it is user dependent. For this study simulation,
however, the time of the pulse duration created was set to 0.1 seconds because the DC
fault and arcing was programmed to be a short finite time length. Figure 5.18 illustrates
the comparison of the fault signal versus the reference signal and how the algorithm
reacts when there was a DC fault or arc introduced into the system.

Figure 5.18 Fault Signal vs. Reference Signal; XOR Comparison and
Monostable Flip-Flop Included With Timeline to Illustrate
How Fast the System Reacts to the Disturbances
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As shown above, when the two signals (reference and generator current) are not
the same, a non-matched, or trigger signal of logic high was generated.

Then the

monostable device sends a logic pulse that is inverted (inverted because the switch will
not activate unless a low value occurs) to the switch that controls the firing angle on the
12-pulse system. The fault time in this setup was only 0.1 seconds length since a realistic
generator model was not used and the system automatically regains control.

The

monostable flip-flop ignores all other rising edges or falling edges while the pulse time
duration is active. Once inactive, it may fire if the edges are detected. Figure 5.19
illustrates the control process performed in the Matlab Simulink layout.

Figure 5.19 Matlab Simulink Algorithm Process Blocks Toward Alpha Model.
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5.10.2 Time Delay and Stability in Signals

When a three-phase simplified synchronous machine (generator model) is
introduced into the simulations (model Kintaro), time delay in the signals is expected as
well as stability problems when a DC fault or arcing was introduced and cleared. A
generator takes a finite amount of time to regain its control.

However, the layout

designed in this Simulink setup does not have a control system on the generator. This
can affect the speed of the system to regain stability if the fault is not cleared fast enough
or if the system reacts to the disturbances. Therefore, these issues must be taken into
account in order to ensure proper functionality of the DC protection scheme. This study
does not take an approach to solve instability problems within the entire shipboard power
system. Only a simple scheme is provided to regain stability in this study without the use
of a control system on the generator.
The scheme was a little more complicated than the previous algorithm (however,
the same approach was taken as in the previous algorithm – slight modification) but is
able to handle any delay or instability in the signal once the system was recovered by the
fault clearance through inverter mode. Future algorithm modifications can be designed to
make the process less complex for the analysis of the stability and delay.
The problem associated with signal delay (model Omega) in the comparison
scheme of reference signal vs. current signal was corrected by allowing the system time
to correct itself. For example, when there is a delay in the signal it is assumed a fault has
occurred and has been cleared to cause the delay. The delay signal is caused after the
fault, so the fault clearing time is forced longer by alpha switching to 100 degrees to
allow the system to force synchronization to match to the reference signal. Once the
- 83 -

system is synchronized in terms of the reference signal being aligned with the current
signal, the system reaches the corrected state and returns to normal mode. Even if
stability is regained and the signals do not match, the system will continue to operate in
inverter mode until synchronization is complete in reference to the reference signal.
Figure 5.20 illustrates the control process based on the algorithm in the Matlab Simulink
environment. The explanation of the control process is explained after the figure.

Figure 5.20 Simulink Algorithm Process to Handle Stability and Delay in
Reference Signal vs. Generator Current Signal
In Figure 5.20 the system started with alpha firing at 10 degrees – the normal
mode of operation. The default alpha (red block) was selected since TWX was started
with a high (1) and CNX was high (1). With both signals high, the CNX logic of high
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was transferred into the switch_main. Switch_main saw a logic of high and fired alpha at
the normal firing angle of 10 degree. Figure 5.21 illustrates the startup operation to
finish. The concept behind Figure 5.21 is explained in great detail below.
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Figure 5.21 Algorithm to Detect DC Faults for Model Kintaro: (Top-to-Bottom) Faulted Signal, Reference Signal,
Comparison Signal, Inverted Comparison Signal, Monostable Flip-Flop (MFF), Inverted MFF,
First Pulse, and TWX Signal

With switch_main firing at 10 degrees, the system operates in a normal dynamic
mode. For this particular illustration shown in Figure 5.21, an arcing phenomenon is
started at 0.32 seconds and finished at 0.43 seconds. A DC fault was created at 1.5
seconds and finished at 1.7 seconds. When the disturbance was initiated, the XOR signal
generated a logic high and fired the monostable flip-slop A to send a pulse duration
signal into CNX. CNX logic from the disturbance switches from the previous high to a 0
or low signal. This in turn creates a 0 value for switch_main, which shifted the firing
angle from 10 degrees to 100 degrees. This produced a clearing time to allow the fault to
be removed from the system. This time length is user dependant. For this study, the time
pulse duration when the fault is detected is set to 1 second to allow the generation enough
time to regain stability due to a short fault/arc time length. After 1 second, the pulse
duration signal changes value to a falling edge. However, this value is inverted to a
rising edge seen by CNX. When a rising edge is detected by the monostable flip-flop B,
then the fault is assumed to be cleared and finished and monostable flip-flop B fires a
pulse for 1 second. When the pulse is fired for 1 second, monostable flip-flop C looks for
a rising or falling edge to trigger TWX to shift back to a logic high due to its logic falling
to a low after 1 second from the start time of the simulation – a sort of forced response.
When TWX fires a logic of high or 1 from sensing an edge detection, the logic 1 or high
will allow CNX to regain control of the system to allow alpha to fire the system at 10
degrees. This will give the system a possibility to return to a normal stable control; even
if the fault is clear and instability or delay remains in the system, the force of alpha into
10 degrees will force the system to return to a normal state – assuming the DC fault or arc
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does not exist. This process is repeated when another fault or arc produces a disturbance
in the system and assumes the fault/arc clearing time to be lengthy in duration. The only
issue in this algorithm approach is ensuring that the clearing time of monostable flip-flop
A is long enough to ensure the fault or arcing has been cleared. Since this simulation
approach is time controlled, setting the pulse duration to one second is long enough due
to the time length of the DC fault and arcing.
For the model Omega, the algorithm follows the same algorithm shown in figure
5.15; however, the model experiences a delay in the signal comparison and the problem is
solved by allowing more fault clearing time. As explained earlier, this allowed the
system to synchronize itself with the reference signal and not produce a trip to indicate a
fault has occurred.

5.11

Analysis

5.11.1 Overview

The topic of protection for a naval shipboard power system, SPS, is very complex
if not complicated. There are many variables or parameters in the topic itself that need
careful consideration. For this study alone, the AC side of the system was assumed
isolated and not connected to any other equipment or devices in the system as well as the
DC side. Perhaps, in a real shipboard power system, this may not be the case, and the
topic of stability becomes a substantial issue. In this study, stability is slightly examined
but required to ensure that the protection method is not a failure for this step-up.
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The analysis was aimed at looking at a short time frame for a DC fault/arcing
phenomenon. Assumptions are made that the SPS will ensure a 13.8 kVLLRMS generation
with a grounding system. The study is also designed around a purely resistive DC load of
10 MW isolated from any other equipment. High power switching devices are assumed
to handle any problem associated with arcing or fault and provide switching speeds
instantaneously when logic is applied without producing transients.

5.11.2 Perspectives

The overall problem in this research was to create another method of DC
protection for a SPS that may be flexible, not rely on magnitude, and contribute to the
understanding of how DC faults/arcing can impact a LVDC SPS system. There are
issues/ problems encountered in this study, and many are left alone for future research
work. For the most part, the usual problems are solved using equations and industrial
data. Finally, this study uses a new approach toward DC protection for a SPS by
employing the idea of using the zero crossing technique to detect a disturbance and
stabilize a system. Having this fault detection method employed in conjunction with
previous detection methods can provide intelligence to the overall protection methods.
Having this fault detection method employed in conjunction with previous methods can
provide a more comprehensive approach to the overall protection strategy.

5.11.3 Issues

A naval DC SPS can have many issues or problems. In this study some of the
issues that were presented were the following; not all issues listed were solved:
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1. Fault/Arc Resistance
2. Firing Angle During Fault
3. Thyristor Properties
4. Control Scheme
5. Fault Location
6. Matlab Limitations
7. Transformers
These are just a few of the many issues presented in this research study. Chapter 7
presents future work that should be given more attention towards advancement in this
study.

5.12

The Models
After taking all of the previous information into consideration, four models were

employed in this research study. The first model is a conventional six-pulse converter
slightly modified from the original Matlab Simulink environment. Therefore, it should
be noted that this model was developed by Mathworks© and defaulted in the software
package. Its originality belongs to Mathworks©. The other three models are designed to
meet the criteria discussed in Chapter 5. These models are Alpha, Kintaro, and Omega.

5.12.1 HVDC Six Pulse Converter Model

This model was constructed as part of a hypothesis that asked, “Could a DC fault
be felt/observed on the AC side of the system?” Therefore, the first step in the research
process was to test a HVDC system to ensure that the research could further continue
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toward a LVDC SPS. The model was a conventional six-pulse thyristor converter using
harmonic filters on the AC side and a switch to act as a DC fault on the DC side of the
transmission line. The model specifications are that the DC voltage output is 250 kV @
2000 A. The AC voltage generation is 315 kV, 5000 MVA – an ideal source. The model
has a Wye (grounded) – Delta transformer connection. The model also incorporates a PIcontroller to act as a DC control for the system and introduces a 50 MW load in
conjunction with the 500 MW DC load at a specific switching point. Figure 5.22 is a
screenshot of the model from the Matlab Simulink environment with slight modifications.

Figure 5.22 HVDC Six-Pulse Test Bed

5.12.2 Model Alpha

The first model created was Alpha. It is a 12 pulse LVDC SPS system. The
voltage generator is an ideal source, and it consists of phase shifting transformers. The
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configuration is wye-delta, wye-wye to eliminate some of the harmonic order. The
system is also connected to harmonic filters on the AC side and to a purely resistive DC
load. The model incorporates cable modeling and uniform thyristor properties. The
system does not consist of a control for the DC or AC side. Figure 5.23 is a screenshot of
the model from the Matlab Simulink environment.
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Figure 5.23 LVDC SPS Model Alpha

5.12.3 Model Kintaro

The second model is different than the first model, and some modifications were
made.

The voltage generator employed was a three-phase simplified synchronous

machine without a control mechanism. Some of the thyristor properties were modified to
simulate how the system would react if the same components were used with different
parameters due to a possible degradation in the system over time. The thyristor firing
patterns were also analyzed in this study. The algorithm is modified to ensure that
stability was not lost in the system due to the employment of a generator model and not
an ideal voltage source.

A universal bridge was used to act as a circuit breaker

(MOSFET/Diodes), however, it was not switched in this simulation. The device remains
active throughout the simulation. It was employed to test if any effects are produced
during the simulation since the universal bridge is discretized and ideal. This was a small
limitation in the Matlab Simulink environment. Figure 5.24 is a screenshot of the model
from the Matlab Simulink environment.
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Figure 5.24 LVDC SPS Model Kintaro

5.12.4 Model Omega

The last model Omega was exactly the same as model Alpha but with two
exceptions. The first difference was adding a “breaker/switch” on the output of the
rectifier to switch during a fault to disconnect the rectifier from rising current during a
DC fault or arcing phenomena. This device was actually a model of the universal bridge
and uses the power electronic device MOSFET/Diodes to complete the scheme due to the
constraints of the Simulink environment. Snubber capacitance and snubber resistance
was left as defaulted values. Since the circuit was simulated in the discrete mode, this
alternative was the only device model that would work in the Matlab Simulink
environment. Regular MOSFETS and IGBTS have to use a continuous time step, and
therefore could not be applied in this setup. A circuit breaker was chosen at first,
however, it is not ideal in that these devices cannot be used on the DC side of the ship. A
solid-state circuit breaker, or SSCB, is a better choice in protection since these devices do
not have to locate the zero crossing point to function. The single-phase circuit breaker in
the Matlab Simulink environment requires the zero crossing point in order to operate; the
DC side does not have this option. Adding a small load change during simulation time
created the second difference. This was performed to ensure that a load change would
not be observed as a transient/disturbance that may trip the system. A circuit breaker was
employed to add the load due to constraints. Figure 5.25 is a screenshot of the model
from the Matlab Simulink environment.
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Figure 5.25 LVDC SPS Model Omega

.
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5.13

Summary
After providing an extensive review with numerous calculations and

modifications, a test benchmark HVDC was obtained and three-model systems were
designed based on the test bench. Another conclusion toward the analysis was that
inverter mode employed in this study requires some careful consideration. For the
experimental testing purposes, it will be assumed that inverter mode is practical in that
the DC fault current can be absorbed by the AC side of the system even though an AC
load does not exist in the setup. In inverter mode, an AC loading on the AC side of the
system should have the capacity to absorb high DC fault currents. Finally, this chapter
provided a review of modeling concepts toward testing, grounding, different types of
faults, algorithmic approaches, and model constructs.
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CHAPTER VI
RESULTS AND DISCUSSION

This chapter will provide the results from the four models: HVDC, Alpha,
Kintaro, and Omega. All simulations are performed in the Matlab Simulink environment
under the discrete time-step of (1/512/60) = 32.552083 microseconds except for the
HVDC test. The simulation discrete time-step is (1/360/64) = 43.4e-5 microseconds. All
DC fault resistances are assumed to be equal to 0.001 Ohms with grounding resistance =
0.001 Ohms except for the HVDC unless otherwise stated. The HVDC fault resistance is
equal to 0.1 Ohm with grounding resistance neglected. The event time for the DC fault
or arcing will be noted in each simulation.
Starting with the hypothesis: “Can a DC fault located on the DC side of a 12 pulse
thyristor converter produce disturbances on the AC side of the system that can be
observed/detected?” The conventional HVDC 6 pulse converter is the starting point.

6.1

HVDC
The total simulation time is three seconds with the DC fault starting at 0.5 second

and ending at 0.55 second.

A purely resistive 50 MW load is connected within two

seconds to the existing 500 MW DC purely resistive load to ensure that a load change
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would not be observed as a fault. The generator currents are observed to examine if
disturbances show up on the AC side when the DC fault is introduced to the system.

Figure 6.1 HVDC Ideal Voltage Generation With Applied DC Fault and Load Change

As shown in Figure 6.1, when a DC fault is applied on the DC side of the system,
the AC voltage generation does experience stability problems that can be understood as a
disturbance. When the load change was introduced, the system does not experience any
stability problems, which was useful toward the zero-crossing technique. If a load
change does occur, it will not be recognized as a fault as shown in Figure 6.1. Since the
generation current was the main target of interest, the focus was shifted to the current Ia
of Iabc.
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Figure 6.2 Ia of Iabc Generator Current and Pulse Train Logic Based on Zero-Crossing

As shown in figure 6.2, when the DC fault occurred at 0.5 - 0.55 seconds, the
system responded to the disturbance causing the generation current to spike to 3000 amps
from the nominal loading of 2000 amps. When the load change is introduced at two
seconds, the generator current produced a gradual increase to compensate for the 50 MW
DC load being added to the 500 MW DC load. Based on the pulse train logic created
from the zero-crossing method, the fault was observed due to the massive non-
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synchronized pulses created during the DC fault. The uniformity of the pulse train was
lost during the DC fault.

Figure 6.3 Load Current, Load Voltage, and Power

Figure 6.3 shows the load characteristics during the DC fault and load change. As
shown in the top diagram, the DC fault caused the load current to collapse. The current
increased at 2 seconds to compensate for the load change performed by the PI controller.
The system also has a small transient startup and forced delay until 0.3 second for the
firing of alpha into the full range. Since the simulation was time controlled, once the DC
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fault occurred, the firing angle was switched to set the system into inverter mode (manual
switched by a predefined time set) to de-energize the line.

Figure 6.4 DC Fault Current Measurement Before Load/Fault
Figure 6.4 shows the DC fault current of IDC to the left of the fault location. The
DC fault caused the DC output current to instantaneously increase from 2000 amps to
4000 amps in less than 6 milliseconds. This was of great concern for a naval LVDC SPS
because such a rapid rise in current violates the law that current cannot change
instantaneously in an inductor. Therefore, for this illustration, it can be noted that a DC
fault created tremendous catastrophic effects in the system.
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From this set of experiments on a HVDC simulated system, it was concluded that
switching loads into a system does not produce transients that may send a false trip signal
of a fault occurrence. When a DC fault was introduced into the system, the fault forced
all currents to rise extremely fast. This rise in current is dangerous and needs careful
consideration. By shifting the firing angle from rectifier mode to inverter mode, the
output rectifier current can be limited. And finally, a DC fault can produce significant
disturbances on the AC side of the system. This disturbance can be employed to observe
whether or not a fault has occurred.

6.2

Alpha Model
The first model, Alpha, consists of an ideal voltage source generator and a DC 10

MW purely resistive load without any test of a load change. The Matlab Simulink arcing
model and fault model is employed to test the system to observed if a DC fault on the DC
side can cause disturbances on the AC side of the system as well as send the system into
instability if the protection method is not active with a rapid time frame.

6.2.1

Alpha Model System Without Protection and the Effects

The first task was to place the arcing and DC fault on the 12-pulse converter
system without any protection scheme to observe the system’s reaction to the
disturbances. The DC fault and arc was placed before the load; the arc time is from 0.35
- 0.42 seconds while the DC fault is applied from 0.6 - 0.7 seconds. The simulation total
time is one second. Alpha is not set to inverter mode when the fault/arc was placed on
the system. Figure 6.5 illustrates the action.
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Figure 6.5 (Top to Bottom) DC Load Voltage, DC Load Current,
AC Voltage Generation, Generator Current, and Harmonic Current
As shown in Figure 6.5, during a DC fault/arc, the load current and voltage
collapsed. Therefore, the load was “protected”, however, the rest of the system is not. In
this case, that ensures the generator, tuning filters, and rectifier was in danger or risk of
failure due to the arc/fault. The ideal voltage source does not lose stability; however, the
current going into the rectifier became unstable and rose to more than three times the
apparent current level. Therefore, to extend the observations, the rectifier output current
was analyzed.
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Figure 6.6 Alpha Model: Rectifier Output Current Due to Arc/Fault and No Protection
As shown in figure 6.6, when the arc forms at 0.35 seconds, the rectifier output
current rapidly increased from 2000 DC amps to 50000 amps in less than 0.05 seconds
because it had no protection scheme active in the system. This increase is faster than the
HVDC scheme and requires careful consideration. In this illustration, having a rapid DC
fault/arc detection method is critical. This extremely rapid rise in current is critical and
requires a protection because the entire system is not designed to operate at such a
substantial current level, especially if the protection scheme is not activated fast enough.

- 106 -

Figure 6.7 Secondary Side of Transformer: (Top to Bottom) Wye-Voltage,
Wye-Current, Delta-Voltage, Delta-Current, Generator Voltage
As shown in Figure 6.7, when the arc/fault was introduced into the simulation, the
secondary side of the transformer becomes completely unstable when no protection was
applied. Therefore, a protection system must be applied based on two concepts: the
observance time to recognize the fault must be extremely fast, and the system needs to be
set to inverter mode with some type of device on the output of the rectifier to produce
current limiting capabilities. Also, when a system is going to be designed, some serious
overall considerations need to be taken; for example, the system should be designed with
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shock/transient/fault tolerance due to the fast acting response of the system when an
arc/fault is introduced.

6.2.2

Alpha Model System With Protection Based on Algorithm Approach

For the following simulation approach, the arcing and DC fault is placed on the
12-pulse converter system with the developed algorithm protection scheme to observe the
system reaction in response to protection. The DC fault and arc is placed before the load;
the arc time is from 0.35 - 0.42 seconds while the DC fault is applied from 0.6 - 0.7
seconds. The simulation total time is one second. Alpha is set to inverter mode (firing
model = 100 degrees) when the fault/arc is placed on the system. The target interest in
the following simulations rest upon how fast the algorithm can detect the DC fault and
arcing phenomena, and whether or not setting the system into inverter mode will be
beneficial. For the simulation, no SSCBs were placed on the output of the rectifier. And
the generator current was used as the basis for the DC fault detection method.

- 108 -

Figure 6.8 DC Load Voltage, DC Load Current, AC Voltage Generation,
Generator Current, and Harmonic Current (Top to Bottom)
In Figure 6.8, the load voltage and current have spikes due to the arcing effect.
The generator voltage remained stable while the generator current experienced the effect
from the disturbances. Thus, the generator current levels increased from approximate
peak 2000 amps to about 6000 amps peak from the disturbances but declined when the
inverter mode was set to 100 degrees. The harmonic current rose from 650 peak amps to
about 8000 peak amps. Figure 6.9 provides a better illustration.
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Figure 6.9 Enhanced View of Voltage Generator and Generator
Current(s) With Applied Arcing and DC Fault
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Figure 6.10 Secondary Side of Transformer: (Top to Bottom) Wye-Voltage,
Wye-Current, Delta-Voltage, Delta-Current, and Generator Voltage
In Figure 6.10 the disturbances show up on the secondary side of the transformers
as well as the primary. As shown, the arc and DC fault both have different effects on the
voltage waveform. When the system was placed into inverter mode, the current on the
secondary side of the transformers cascaded to zero, which limits the current from
peaking to its maximum value and theoretically destroying the system. Figure 6.11
illustrates the generator current with the zero-crossing technique applied.
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Figure 6.11 Phase Ia of Iabc of the Generator Current With Applied Arc/Fault
Mapped Into a Pulse Train Logic Based on the Zero-Crossing
Technique for Model Alpha Test Case.
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Figure 6.12. Algorithm Fault Detection (Top to Bottom) Faulted Signal, Reference
Signal, Logic Comparison, and Inverted Logic Comparison.
Shown in figure 6.12, when the arc/fault was applied, the generator current did
experience a disturbance. This disturbance was mapped into the logic pulse train and
compared against the reference signal that can detect faults. The arc/fault detection was
shown in the third box in Figure 6.12. The questions now remain: how fast did the
algorithm catch the fault, and how fast did the algorithm set the system into inverter
mode by changing alpha? Figure 6.12 and 6.12 (a and b) will demonstrate the actual
detection time for the arcing, DC fault, and transition time of alpha switching into
inverter mode.
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Figure 6.12a. Arcing Detection Time: (Top to Bottom) Faulted Signal, Reference
Signal, Logic Comparison, and Inverted Logic Comparison.
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Figure 6.12b. DC Fault Detection Time: (Top to Bottom) Faulted Signal, Reference
Signal, Logic Comparison, and Inverted Logic Comparison.
In figure 6.12a, the arc time was set to strike at 0.35 - 0.42 seconds. In figure
6.12b, the DC fault was set to strike at 0.6 - 0.7 seconds. In figure 6.12a, the arc was
detected at 0.355 seconds. Therefore, the total time acquired to detect the arcing was
0.355 - 0.35 = 5 milliseconds. In Figure 6.12b, the DC fault was detected at 0.605
seconds. Therefore, the total time acquired to detect the DC fault is 0.605 - 0.6 = 5
milliseconds. For both events, the total time to observe the disturbance is 5 milliseconds,
which was rapid.
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Figure 6.13 Alpha Switching From Arcing and DC Fault; Switch From 10
Degrees to 100 Degrees for Both Disturbances
In Figure 6.13, alpha switches from 10 degrees to 100 degrees during the arcing
and DC fault.

As shown, the switching occurred the same time the arc/fault was

observed in the system. Therefore, the algorithm is valid for observing the arc/fault and
switching the system into inverter mode when the disturbances are felt. Figure 6.14
illustrates the output current from the rectifier.
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Figure 6.14 Output Rectifier Current.
In Figure 6.14, the output current rises extremely fast during the arc/fault. This is
of great concern because this magnitude of current will destroy the system. Therefore,
based on the previous figures, it is concluded that the rapid increase of DC current
requires special attention with instantaneous overcurrent protection or use of SSCB. The
problem is due to the harmonic capacitor filters. For now this issue is for future work.
However, it must be concluded also that the DC output system should be designed around
the transfer function, and the harmonic filters should be disconnected from the system
using another fault approach for AC (differential perhaps) in conjunction with this
scheme in case a disturbance, transient, DC fault, or arc strikes the system. Also, this
- 117 -

overcurrent problem can be corrected by implementing a different grounding scheme on
the entire system.
Finally, the algorithm scheme used to detect the DC fault was tested under many
conditions of grounded, ungrounded, and fault types.

Section 5.9 gave the details

explaining why this approach was employed. Tables 6.1 and 6.2 summarize the types of
DC faults and arcing applied to the system, whether or not there was an effect, and if the
algorithm was able to detect the arc or fault.

All the test figures are included in the

appendix. Overall, the algorithm based on zero-crossing on the AC side was sufficient in
the detection of arcing and DC faults in a rapid time frame.

Table 6.1. Summary For Entire Test Case For DC Faults
Grounding Scheme
DC Fault Types: Effect, No Effect, Not Functional
Gen Wye: Wye: Rec Line to
Line only
Line-to-Line Non- Line-to-Line
PRI SEC
Ground
Fault
grounding
(Ground)
Nongrounding
0
0
0
0
X
X
λ*
λ*
0
0
0
1
λ*
X
λ*
λ*
0
0
1
0
λ*
X
λ*
λ*
0
0
1
1
--------0
1
0
0
X
X
λ*
λ*
0
1
0
1
λ*
X
λ*
λ*
0
1
1
0
λ*
X
λ*
λ*
0
1
1
1
--------1
0
0
0
X
X
λ*
λ*
1
0
0
1
λ*
X
λ*
λ*
1
0
1
0
λ*
X
λ*
λ*
1
0
1
1
--------1
1
0
0
X
X
λ*
λ*
1
1
0
1
λ*
X
λ*
λ*
1
1
1
0
λ*
X
λ*
λ*
1
1
1
1
--------Note: Algorithm recognize fault = *
Effect = λ
No Effect = X
Not Functional = --- 118 -

Table 6.2 Summary For Entire Test Case For Arcing
Grounding Scheme
Arcing Types: Effect, No Effect, Not Functional
Gen Wye: Wye: Rec Line to
Line-to-Line
Line-to-Line
PRI
SEC
Ground
Non-grounding
(Ground)
0
0
0
0
X
λ*
λ*
0
0
0
1
λ*
N/A
λ*
0
0
1
0
λ*
λ*
λ*
0
0
1
1
------0
1
0
0
X
λ*
λ*
0
1
0
1
λ*
N/A
λ*
0
1
1
0
λ*
λ*
λ*
0
1
1
1
------1
0
0
0
X
λ*
λ*
1
0
0
1
λ*
N/A
λ*
1
0
1
0
λ*
λ*
λ*
1
0
1
1
------1
1
0
0
X
λ*
λ*
1
1
0
1
λ*
N/A
λ*
1
1
1
0
λ*
λ*
λ*
1
1
1
1
------Note: Algorithm recognize fault = *
Effect = λ
No Effect = X
Not Functional = ---

6.3

Kintaro Model
The model Kintaro was meant to push the limits of simulation by adding some

complexity and real issues in modeling and design. This model is different from the
previous models in that it incorporates a three-phase simplified synchronous machine
(generator without a control), a MOSFET bridge to act as a SSCB (not switched but
tested to observe if any effects are simulated), individual thyristors that contain different
properties/parameters, and a slightly modified algorithmic scheme to handle instability
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caused by the DC fault and arcing. The total simulation time for this setup is three
seconds. The arc time is set to strike at 0.32 - 0.42 seconds, while the DC fault is set to
strike at 1.5 – 1.7 seconds. In terms of performance requirements, the system exhibits the
same characteristics as the previous model for the DC loading and AC generation.

Figure 6.15 Model Kintaro: DC Load Voltage, DC Load Current
Figure 6.15 shows the load current and voltage. The system does shift into
inverter mode during the fault; however, the arc had a significant effect on the system and
caused some load problems.

In this case, this becomes a serious issue in which

protection should be extended to the load (a system fault signal trigged should perhaps
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trigger a protection method for the individual load as well) and a SSCB, or some type of
current limiting device, should be installed on the output of the rectifier.

Figure 6.16 Model Kintaro: Rectifier Output Current
As illustrated in figure 6.16, during the arcing and DC fault, the rectifier output
current spiked almost instantaneously.

This effect was due to the capacitor bank

connected in-between the positive and negative terminals/cables of the output and the
harmonic filters attached to the AC side. This produced a dangerous effect, which
requires future consideration. Once the disturbances are detected and cleared, the system
returned to a normal steady state.
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Figure 6.17 Secondary Side of Transformer: (Top to Bottom) Wye-Voltage,
Wye-Current, Delta-Voltage, Delta-Current, and Generator Voltage
As illustrated in Figure 6.17, the secondary side of the transformer experienced
significant disturbance from the arcing and DC fault. This disturbance cascaded into
instability; however, the instability problem is corrected. This figure illustrates that an
arc or DC fault can produce tremendous damage to a system and that a finite amount of
time is required to regain system stability. If the problem is not solved immediately, the
generator, transformers, and rectifier will fail. The primary side of the transformer
should be examined to understand what effects are established.
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Figure 6.18 Generator Voltage, Generator Current, and Harmonic Current
Figure 6.18 is critical in the protection scheme. The generator voltage and current
both lost stability in their waveform when the arc and DC fault occur.

Since the

generator does not consist of a control mechanism, a forced response to regain stability
was created by setting the system into inverter mode (while clearing the fault and adding
additional clearing time as stated in Chapter V and forcing the system back into recitifier
mode) and allowing the current to flow into the harmonic tuning filters; the filters are
assumed rated to withstand extreme changes. Since this effect is natural, the stability was
gained a few cycles later and then the system was switched back into rectifier mode
- 123 -

which did not produce any stability issues. Therefore, this process acts to detect the
arc/DC fault and clear the system to regain stability.

Figure 6.19 Ia of Iabc Generator Current With Pulse Train Logic Created
From the Zero-Crossing Logic
Figure 6.19 illustrates the generator current Ia being analyzed to detect any arc or
DC fault in the system.

The zero-crossing is illustrated to visually see when a

disturbance is placed into the system. It does not matter which disturbance came first,
however the point is to show how the generator currents behaved during the disturbance.
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Figure 6.20 provides the algorithmic pictorial process in how the scheme functioned
during the disturbance time and how stability is regained after a finite amount of time.
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Figure 6.20 Algorithmic Process to Detect an Arc/DC Fault and Produce Stability Within the System

The details behind this algorithm are explained in Chapter V. As shown in Figure 6.20,
TWX forces the system (after fault clearance and stability is gained) into rectifier model.
The next issue was how fast the system detected the arc/DC fault and placed the system
into inverter mode (fired alpha at 100 degrees). Instead of looking at the algorithm, alpha
was examined to determine the speed as shown in figure 6.21.

Figure 6.21 Model Kintaro: Alpha Firing Range
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Figure 6.22 Arc Detection Time Speed and Firing of Alpha
As shown in figure 6.22, the arc is detected at 0.3231 seconds. The arc start time
was 0.32 seconds. Therefore, the total time to detect the arc was 0.3231 - 0.32 = 3.1
milliseconds. This detection time was almost half the amount of time as the previous
simulation using an ideal voltage source generation.
difference.
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There could be some slight

Figure 6.23 Fault Detection Time Speed and Firing of Alpha
As shown in Figure 6.23, the fault was detected at 1.5064 seconds. The fault start
time was 1.5 seconds. Therefore, the total time to detect the arc was 1.5064 – 1.5 = 6.4
milliseconds. This detection time was the same order as the previous model. Since the
time period for the arcing and DC fault are different, the generator model and ratings of
the thyristors may have had an effect on this difference.
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Figure 6.24 Thyristor Firing Patterns for the Wye Configuration – Current Waveforms
Finally, without going into details, thyristor devices can be employed in fault
detection as well. If the firing patterns are mapped sequentially into a logic form, one
could visualize the firing patterns in terms of a binary count. For this demonstration
purpose only, from a visual perspective, it can be noted that a disturbance has occurred in
the system. If the current of each firing unit is recorded, fault detection could be initiated
as soon as a breach current was observed on the thyristor. For example, looking at the
bottom firing process, a disturbance can be recognized as soon as the firing pulse reaches
5000 A. This finite amount of time would occur in less than 800 microseconds. This is a
possibility for future work as shown in the simulation.
- 130 -

The last question to ask is, “what if no protection scheme is enabled and the arc
was initiated? For instance, assume the protection scheme encountered a failure. Figure
6.25 and Figure 6.26 illustrate what would happen.

In conclusion, the results are

disastrous. Therefore, it is important to observe and stabilize the AC side while looking
at implementing DC protection whether it is on the DC side or AC side. And even if it is
believed the generator control is enough for the AC side for stability, generators are not
designed for DC protection. The generator current looks stable flowing into the harmonic
filters, but outside the filters, if a fault exists, problems will occur if there is no
communication to the DC side.

Figure 6.25 Generator Voltage, Current, and Harmonic Current
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Figure 6.26 Transformer Secondary Side.

6.4

Model Omega
The model Omega is the same model as Alpha with the exception of having a

SSCB placed on the output of the rectifier.

It is assumed the SSCB has the

distinctiveness of being a high power device rated to withstand rapid and high magnitude
spikes of current. The simulation time for the following is four seconds. The model
incorporates a load change at 0.5 seconds. The startup transient is considered and
suppressed. The arc time is set to strike at 1.0 – 1.1 seconds. The DC fault time is set to
strike at 3.0 – 3.05 seconds. The fault characteristics are changed for this simulation.
The DC fault resistance is set to 0.301 ohms while the grounding resistance is set to 0.021
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ohms. The load change is tested to ensure that this change will not produce a transient in
the system and send a false trip to the protection scheme. The first simulation time was
tested against a short time arc and fault to understand how the system would with the
SSCB being placed on the output of the rectifier. Then the simulation was performed
again to test the system and observe the fault dynamics when the fault time was increased
on the system. Therefore, this first simulation was tested to ensure the protection scheme
was valid. The system uses the same algorithm as the model Alpha, and the pulse time is
set to 0.1 second. Figure 6.27 illustrates the process where time is the main function of
the diagram and not clarity.

Figure 6.27 (Top to Bottom) DC Load Voltage, DC Load Current, AC Voltage
Generation, Generator Current, and Harmonic Current
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As shown in Figure 6.27, the generator current or system did not become
particularly unstable when the fault detection was employed. In fact, the arc and DC
fault almost looked like a transient. In figure 6.28, the generator current almost did not
feel the effect of the DC fault when the protection scheme was enabled. However, the
harmonic current did spike normally. Figure 6.29 provides a closer view.

Figure 6.28 Generator Voltage, Generator Current, and Harmonic Current
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Figure 6.29 DC Fault on the Following: Voltage Generator, Generator Current,
and Harmonic Current
Figure 6.29 provides a closer view. The reason for small disturbances could be
that the SSCB was placed on the output of the rectifier, which was somewhat beneficial
as well as the catch time. It could also be that the fault resistance was equal to 0.301
ohms instead of the conventional 0.001 ohms used in the previous simulations. Figures
6.30 and 2.31 illustrate the rectifier output current.

- 135 -

Figure 6.30 Output Current of the Rectifier

Figure 6.31 Closer View of Arc Disturbance on the Output Rectifier Current
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As shown in Figure 6.30 and 6.31, the algorithm did catch the arc and fault within
a sufficient time frame; however, the current rose within microseconds to a significant
magnitude. The harmonic filters as well as the arcing model produced this problem and
require more in-depth investigation. Regardless, the SSCB did perform adequately and
dropped the system current immediately when set active.
demonstrated the detection speed.

Figure 6.32 Algorithm Detection of DC Fault
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Figure 6.32 and 6.33

Figure 6.33 Algorithm Detection of Arcing
As shown in Figure 6.32 and 6.33, the fault detection time was sufficient. The
detection time for arcing is 4.8 milliseconds, while the fault detection time took 4.9
milliseconds. Therefore, the algorithm was capable of observing disturbances in the
system within a reasonable time frame. Figure 6.35 shows the firing of alpha and its
response time.
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Figure 6.34 Model Omega: Alpha Firing Angles

As shown in Figure 6.34, when the arc and DC fault are introduced into the
system, the algorithm did detect these incidents as a disturbance in the system and fired
the system into inverter mode. Since the pulse time was set to 0.1 seconds, the rapid rise
and drop in firing alpha was due to the short time frame of pulse firing. However, this
did not present any problems in the system.

- 139 -

6.4.1

Model Omega: Longer Pulse Duration

Section 6.4 model was simulated again but with the exception of changing the
pulse duration time and simulating only a DC fault due to the limited memory of the
computer. The DC fault resistance was set to 0.301 ohms, and the fault time is 1.0 – 1.5
seconds. The pulse signal duration was set to 0.3 seconds to test how well the algorithm
responded to long pulse duration signals and how the system reacted to longer fault times
and longer pulse duration signals.

Figure 6.35 illustrates the concept with startup

transient being suppressed.

Figure 6.35 Model Omega Responses to Longer Pulse Duration Signals:
(Top to Bottom) DC Load Voltage, DC Load Current,
AC Voltage Generation, Generator Current, and Harmonic Current
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Figure 6.36 Algorithm Response to DC Fault Placed in Model Omega
Based on the result in Figure 6.35 and 6.36, having longer pulse duration signals
caused the system to take a longer time in terms of responding to the fault and stability.
Several reasons why this happened were: (1) longer pulse duration require more time to
allow the system to force itself into a steady state after a fault is cleared even if the fault
lasts only a short time, (2) longer time leads to the zero-crossing axis shifting in terms of
the reference signal; therefore, a longer time is required to sync the current signals with
the reference signal, and (3) longer pulse duration signals may imply a fault or arc existed
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longer in the system and more clearing time is required. Therefore, using longer pulse
time is not perhaps a good choice for this simulated model.

6.5

Discussion of Work
After the models HVDC, Alpha, Kintaro, and Omega were simulated and

analyzed carefully, a lot of issues remained that require future research. All models did
function correctly with the proposed algorithm based on the zero-crossing method to
detect an arc or DC fault. The question remains, could the speed of the algorithm be
increased to detect the disturbances? The answer could be yes. Remember, only Ia of Iabc
was chosen in this research study. Therefore, including Ib & Ic may decrease the fault/arc
detection time if all three current phases are included.
Another question to keep in mind is why this study is important? The answer lies
in Figure 6.37.
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Figure 6.37 Possible Future Zonal Layout for a AC-to-DC Distribution Scheme
If a AC/DC zonal system is designed based on figure 6.37 in which reconfiguration and
an adaptability scheme can be implemented, then the 12-pulse converter housed in the
two main zones will require a protection method that can adjust to system changes or
modifications. Therefore, using the zero-crossing method algorithm on the AC side of
the system would prove to be beneficial if a DC fault occurs anywhere along the cables or
buses on the DC side. This method is based on the disturbance/stability changes in the
environment when a DC disturbance is created. Therefore, the need for magnitude
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comparison of unsure logic should be backed by this concept. If a load were to change in
the system very rapidly or slowly, then instability would not occur, and the proposed
method in this research study would be proven reliable. The derivative approach also
measures the change of slope, which, if a massive load were introduced, this method may
not work as well if the setting of the derivative scheme is set to highly sensitive changes.

6.6

Summary
Overall, the models are well defined and the results suggest that the approach

employed toward DC fault recognition and protection is reliable. However, the issues
associated with the harmonic filters prove there is much more needed attention required
to the proper handling associated with faults and their effects toward the harmonic filters.
Finally, some grounding schemes (shown in appendix) have interesting effects on the
system. Some of the schemes allow the harmonic current to not spike during a fault,
which can help further protect the AC/DC system in its configuration. Overall, this
Chapter VI presents the results on all four models. All the results were conclusive that a
DC fault or arc will produce detectable changes on the AC side of the system.
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CHAPTER VII
CONCLUSIONS AND FUTURE WORK

7.1

Conclusions
After spending some time on each model test system and running many

simulations, the final conclusions would suggest that, based on the compiled simulated
results, using the AC side of the system to detect an arc or DC fault is beneficial. The
main point stressed about using the AC side in terms of zero-crossing is that the fault
detection method does not require the use of magnitude to make a decision on whether a
DC fault has occurred in the system. It could be argued that magnitude is faster since
faults produce changes almost immediately when occurred, or that using the differential
or derivative approach in terms of the speed of changing rate in the current or voltage is
better. This study does not argue against using these methods. However, based on the
simulations of models Alpha, Kintaro, and Omega, using the AC side of the ship for fault
detection and protection on the DC side (as well as the AC side) should be considered in
the protection portfolio of a naval LVDC SPS. In fact, it would be more than beneficial
to include both methods in terms of DC protection. Adding this simple logic in addition
to what may already exist can serve as a backup as well as a primary protection method if
required.
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The fault detection times for all three LVDC SPS models were fast in terms of
less than 6 milliseconds. All three models required approximately five milliseconds,
which is faster than detection of AC faults using the convention one to three cycles
suggested. Also, in reference to the DC side, remember, the DC side is a function of the
AC side.

However, the DC protection time for the DC side should consist of

microseconds to two-to-three milliseconds to detect a DC fault, and the algorithm created
in this study is in that order of magnitude for detection. Therefore, it should be used in
conjunction with the derivative or differential detection methods in case there is
uncertainty when a DC fault or arc may occur.
In this study, a grounded naval LVDC SPS was operated at 13.8 kVLLRMS
generation with a DC resistive loading of 5000 volts, 2000 amps – 10 MW. Based on the
modeling and simulated results, this generation may be too much in that if a fault were to
occur, damage can be expected especially if grounding is incorporated into the ship. The
results illustrated earlier that the discharges from the harmonic filters, when grounded,
produce overcurrents that are dangerous to the SPS. Therefore, grounding to the hull of
the ship is not recommended based on the simulated results. If grounded is to be
implemented on the naval ship from demand, a better configuration should be chosen that
will allow the harmonic tuners a slower discharge of overcurrent.
A new concept of switching out harmonic tuners is also recommended because
using the zero-crossing scheme to open a breaker proved to be an issue in which speed is
a critical component. Having to wait for the next zero-crossing to open a circuit breaker
connected to the tuners would require too much time and significant overcurrent to flow
into the system proving to be dangerous to the LVDC SPS.
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The concept of inverter mode used for protection was employed in this study.
Inverter mode allows the system to become “de-energized” when a fault occurred. This
concept is used in long transmission line systems. Also, inverter mode, when employed
during a DC fault, allows the system energy to be transferred back into the AC side. For
this to happen, a load must be connected on the AC side in conjunction with the generator
to allow the fault current to be absorbed. Therefore, the generator cannot absorb the fault
current as shown in this study. In this study, however, only a generator was connected to
the rectifier along with the harmonic tuners. Without a proper AC load somewhere on
the AC side, placing the system into inverter mode is not recommended; for theoretical
purposes, it can be assumed that propulsion motors, shown in Figure 6.37, could absorb
the DC fault current but this was not simulated in the study. Therefore, a final conclusion
note, inverter mode is not practical if an AC load is not placed somewhere on the AC side
to absorb the DC fault current. The fault current being absorbed should not exceed the
load rating also; if this happens, damage to the system is certain. Therefore, on a final
conclusion about this topic, the rectifier should be “shut-off” once the detection process is
initiated. Also, solid-state circuit breakers, or some type of current limiting device, must
be installed on the rectifier output on the LVDC SPS as well as the DC loading. These
devices must be highly rated in terms of fault tolerance and disturbances if a protection
scheme is going to be implemented and work reasonably accurately.
The modeling provided in this study is based on the future design requirements
for the next advance all-electric ship. By using cable modeling and speculated voltage
generation, loading requirements, passive harmonic filtering, and less transformers on the
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ship, an idea of how a LVDC SPS will function has been observed. Therefore, the
modeling in this study is fairly accurate; however, improvements can be made.
Another conclusion to add is that using passive harmonic filtering on the naval
ship is dangerous to equipment during a fault interval. Simulation results show that this
concept requires more consideration and that other types of harmonic filtering must be
considered if the harmonics are to be reduced to improve power quality. If passive
filtering is considered and employed, a new technological device needs to be designed to
shutoff the filters from the system because a nominal circuit breaker is useless remove the
harmonic filters from the system in a critical time frame.
The most critical conclusion that was derived from the simulations was that this
project is indeed more complex than expected.

To give an impact study requires

knowing how all variables and parameters will affect the system. And this study only
provides insights into key concepts and provides preliminary results for DC protection
concepts.

7.2

Contributions
The contributions in this work are that the study provides a new concept of DC

protection that has not been implemented on HVDC systems or LVDC SPS.

The

detection methods for a HVDC system focused on the DC side and not the AC side. A
new approach is given in that using the zero-crossing method on the AC side at any
location or current phase can be employed to detect DC disturbances within a creditable
time range. The study also implements three types of models with different scenarios to
prove the concept.
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7.3

Future Work
The study of DC protection toward a naval all-electric LVDC SPS is like writing

a gargantuan book. Therefore, the future work will be limited. The first issue is to find
better transformer models suited for naval shipboard applications and information about
the ratings and parameter values. This can help in the advancing the models accuracy
and possibly improve the simulation results as well as time.
The time-step in this study is not as small as it should be. Future modeling will
require smaller time-steps to ensure greater accuracy. A computer with dual processors
and higher memory than one GB is beneficial to run longer simulation times with more
components. This will create greater accuracy and less processing time.
Semiconductor modeling is open for future work. Using the default parameter
values in the Matlab Simulink environment cannot be 100 percent accurate when trying
to predict fault detection speed. This is a critical issue. More detailed device models are
needed.
The shipboard power AC generation, for future works, needs some
reconsideration along with a control scheme attached. A DC control scheme should also
be implemented on the firing of alpha as well as creating a dynamic approach in a nonlinear load change. Perhaps a PI controller would be helpful in the modeling.
DC Fault resistance and DC fault placement is also another important
advancement toward future works. More studies with better simulations are needed with
different resistive values for the fault and ground; arc modeling also needs more
investigations.
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Load types and different load models and their effects toward the fault protection
should be examined.

For instance, if a motor drive is placed on the system, or a

buck/boost converter is active, or too much inductance is created on the load - what
would the effects be and how would any protection method response. These issues
require further investigations.
And finally, harmonic filtering requires more investigation. The choice between
passive filters or active filters, or if a 12-pulse or 6-pulse converter should be employed,
requires more detail, research, and careful considerations, especially if power quality is
an issue.
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APPENDIX A
FAULT GROUNDING TEST
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Table A.1 Generated Test of Grounding Scheme
Generator Wye Primary Wye Secondary Rectifier
0
0
0
0
0
0
0
1
0
0
1
0
0
0
1
1
0
1
0
0
0
1
0
1
0
1
1
0
0
1
1
1
1
0
0
0
1
0
0
1
1
0
1
0
1
0
1
1
1
1
0
0
1
1
0
1
1
1
1
0
1
1
1
1
The setup allows the fault to be seen on the system on the primary side of the
transformer so that the fault detection can be possible, even seen at the generator.
Besides having a generator control, a detection of a fault, for instance, would allow the
generator to produce a slow dynamic response toward limiting current and allow the fault
time, τ, to be slow in which a detection could be establish and isolate the system or
problem. This would in turn allow the generator instability and system dynamic stability
to be slowly controlled. The only problem is that, for instance, if a grounding scheme is
established on the wye-delta configuration on the wye side, the zero sequence current can
become trapped in the delta secondary side, allowing some potential problems. However,
if the right transformer is chosen with the correct rated values to withstand the zero
sequence currents, this will not become an issue. The following fault simulation are
based on a non-realistic generation, however, the concept still holds true.
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DC Fault Simulations
The following types of faults will be analyzed for the DC fault simulations:
Fault time = .3s - .4s
1.
2.
3.
4.

Fault Resistance (Ron (ohms)) = .001
Ground Resistance (Rg (ohms)) = .001

Direct: Line to Ground
Open: Line only Fault (Non-grounding)
Contact: Line-to-Line (Non-grounding)
Contact: Line-to-Line(Ground)

Test Setup Structure/Scheme:
Case #xx:
Gen=x, Pri=x, Sec=x, Rec=x
Test Scheme = [x,x,x,x]
Fault Type: Direct: Line to Ground
There is xx effect from the fault
Case #xx:

Gen=x, Pri=x, Sec=x, Rec=x
Test Scheme = [x,x,x,x]
Fault Type: Open: Line only Fault (Non-grounding)
There is xx effect from the fault
Case #xx:

Gen=x, Pri=x, Sec=x, Rec=x
Test Scheme = [x,x,x,x]
Fault Type: Contact: Line-to-Line (Non-grounding)
There is xx effect from the fault
Case #xx:

Gen=x, Pri=x, Sec=x, Rec=x
Test Scheme = [x,x,x,x]
Fault Type: Contact: Line-to-Line(Ground)
There is xx effect from the fault
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Table A.2 Summary For Entire Fault Test Case
Grounding Scheme
DC Fault Types: Effect, No Effect, Not Functional
Gen Wye: Wye: Rec Line to Line only
Line-to-Line Non- Line-to-Line
PRI
SEC
Ground Fault
grounding
(Ground)
Nongrounding
0
0
0
0
X
X
λ*
λ*
0
0
0
1
λ*
X
λ*
λ*
0
0
1
0
λ*
X
λ*
λ*
0
0
1
1
--------0
1
0
0
X
X
λ*
λ*
0
1
0
1
λ*
X
λ*
λ*
0
1
1
0
λ*
X
λ*
λ*
0
1
1
1
--------1
0
0
0
X
X
λ*
λ*
1
0
0
1
λ*
X
λ*
λ*
1
0
1
0
λ*
X
λ*
λ*
1
0
1
1
--------1
1
0
0
X
X
λ*
λ*
1
1
0
1
λ*
X
λ*
λ*
1
1
1
0
λ*
X
λ*
λ*
1
--------1
1
1
Note: Algorithm recognize fault = *
Effect = λ
No Effect = X
Not Functional = ---
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Case #1:

Gen=0, Pri=0, Sec=0, Rec=0
Test Scheme = [0,0,0,0]
Fault Type: Direct: Line to Ground

Figure A.1 Case 1: There Is No Effect From the Fault
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Case #2:

Gen=0, Pri=0, Sec=0, Rec=0
Test Scheme = [0,0,0,0]
Fault Type: Open: Line only Fault (Non-grounding)

Figure A.2 Case 2: There Is No Effect From the Fault
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Case #3:

Gen=0, Pri=0, Sec=0, Rec=0
Test Scheme = [0,0,0,0]
Fault Type: Contact: Line-to-Line (Non-grounding)

Figure A.3 Case 3: There Is an Effect From the Fault
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Case #4:

Gen=0, Pri=0, Sec=0, Rec=0
Test Scheme = [0,0,0,0]
Fault Type: Contact: Line-to-Line (Ground)

Figure A.4 Case 4: There Is an Effect From the Fault
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Case #5:

Gen=0, Pri=0, Sec=0, Rec=1
Test Scheme = [0,0,0,1]
Fault Type: Direct: Line to Ground

Figure A.5 Case 5: There Is an Effect From the Fault
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Case #6:

Gen=0, Pri=0, Sec=0, Rec=1
Test Scheme = [0,0,0,1]
Fault Type: Open: Line only Fault (Non-grounding)

Figure A.6 Case 6: There Is No Effect From the Fault
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Case #7:

Gen=0, Pri=0, Sec=0, Rec=1
Test Scheme = [0,0,0,1]
Fault Type: Contact: Line-to-Line (Non-grounding)

Figure A.7 Case 7: There Is an Effect From the Fault
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Case #8:

Gen=0, Pri=0, Sec=0, Rec=1
Test Scheme = [0,0,0,1]
Fault Type: Contact: Line-to-Line (Ground)

Figure A.8 Case 8: There Is an Effect From the Fault
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Case #9:

Gen=0, Pri=0, Sec=1, Rec=0
Test Scheme = [0,0,1,0]
Fault Type: Direct: Line to Ground

Figure A.9 Case 9: There Is an Effect From the Fault
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Case #10:

Gen=0, Pri=0, Sec=1, Rec=0
Test Scheme = [0,0,1,0]
Fault Type: Open: Line only Fault (Non-grounding)

Figure A.10 Case 10: There Is No Effect From the Fault
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Case #11:

Gen=0, Pri=0, Sec=1, Rec=0
Test Scheme = [0,0,1,0]
Fault Type: Contact: Line-to-Line (Non-grounding)

Figure A.11 Case 11: There Is an Effect From the Fault
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Case #12:

Gen=0, Pri=0, Sec=1, Rec=0
Test Scheme = [0,0,1,0]
Fault Type: Contact: Line-to-Line (Ground)

Figure 12 Case 12: There Is an Effect From the Fault
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Case #13:

Gen=0, Pri=0, Sec=1, Rec=1
Test Scheme = [0,0,1,1]
Fault Type: Direct: Line to Ground

Figure A.13 Case 13: System Does Not Function
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System does not function for the following test cases:
Case #14:

Gen=0, Pri=0, Sec=1, Rec=1
Test Scheme = [0,0,1,1]
Fault Type: Open: Line only Fault (Non-grounding)

Case #15:

Gen=0, Pri=0, Sec=1, Rec=1
Test Scheme = [0,0,1,1]
Fault Type: Contact: Line-to-Line (Non-grounding)

Case #16:

Gen=0, Pri=0, Sec=1, Rec=1
Test Scheme = [0,0,1,1]
Fault Type: Contact: Line-to-Line (Ground)
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Case #17:

Gen=0, Pri=1, Sec=0, Rec=0
Test Scheme = [0,1,0,0]
Fault Type: Direct: Line to Ground

Figure A.14 Case 17: There Is No Effect From the Fault
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Case #18:

Gen=0, Pri=1, Sec=0, Rec=0
Test Scheme = [0,1,0,0]
Fault Type: Open: Line only Fault (Non-grounding)

Figure A.15 Case 18: There Is No Effect From the Fault
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Case #19:

Gen=0, Pri=1, Sec=0, Rec=0
Test Scheme = [0,1,0,0]
Fault Type: Contact: Line-to-Line (Non-grounding)

Figure A.16 Case 19: There Is an Effect From the Fault
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Case #20:

Gen=0, Pri=1, Sec=0, Rec=0
Test Scheme = [0,1,0,0]
Fault Type: Contact: Line-to-Line (Ground)

Figure A.17 Case 20: There Is an Effect From the Fault
- 179 -

Case #21:

Gen=0, Pri=1, Sec=0, Rec=1
Test Scheme = [0,1,0,1]
Fault Type: Direct: Line to Ground

Figure A.18 Case 21: There Is an Effect From the Fault
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Case #22:

Gen=0, Pri=1, Sec=0, Rec=1
Test Scheme = [0,1,0,1]
Fault Type: Open: Line only Fault (Non-grounding)

Figure A.19 Case 22: There Is No Effect From the Fault
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Case #23:

Gen=0, Pri=1, Sec=0, Rec=1
Test Scheme = [0,1,0,1]
Fault Type: Contact: Line-to-Line (Non-grounding)

Figure A.20 Case 23: There Is an Effect From the Fault
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Case #24:

Gen=0, Pri=1, Sec=0, Rec=1
Test Scheme = [0,1,0,1]
Fault Type: Contact: Line-to-Line (Ground)

Figure A.21 Case 24: There Is an Effect From the Fault
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Case #25:

Gen=0, Pri=1, Sec=1, Rec=0
Test Scheme = [0,1,1,0]
Fault Type: Direct: Line to Ground

Figure A.22 Case 25: There Is an Effect From the Fault
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Case #26:

Gen=0, Pri=1, Sec=1, Rec=0
Test Scheme = [0,1,1,0]
Fault Type: Open: Line only Fault (Non-grounding)

Figure A.23 Case 26: There Is No Effect From the Fault
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Case #27:

Gen=0, Pri=1, Sec=1, Rec=0
Test Scheme = [0,1,1,0]
Fault Type: Contact: Line-to-Line (Non-grounding)

Figure A.24 Case 27: There Is an Effect From the Fault
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Case #28:

Gen=0, Pri=1, Sec=1, Rec=0
Test Scheme = [0,1,1,0]
Fault Type: Contact: Line-to-Line (Ground)

Figure A.25 Case 28: There Is an Effect From the Fault
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Case #29:

Gen=0, Pri=1, Sec=1, Rec=1
Test Scheme = [0,1,1,1]
Fault Type: Direct: Line to Ground

Figure A.26 Case 29: System Does Not Function
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System does not function for the following test cases:
Case #30:

Gen=0, Pri=1, Sec=1, Rec=1
Test Scheme = [0,1,1,1]
Fault Type: Open: Line only Fault (Non-grounding)

Case #31:

Gen=0, Pri=1, Sec=1, Rec=1
Test Scheme = [0,1,1,1]
Fault Type: Contact: Line-to-Line (Non-grounding)

Case #32:

Gen=0, Pri=1, Sec=1, Rec=1
Test Scheme = [0,1,1,1]
Fault Type: Contact: Line-to-Line (Ground)

- 189 -

Case #33:

Gen=1, Pri=0, Sec=0, Rec=0
Test Scheme = [1,0,0,0]
Fault Type: Direct: Line to Ground

Figure A.27 Case 33: There Is No Effect From the Fault
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Case #34:

Gen=1, Pri=0, Sec=0, Rec=0
Test Scheme = [1,0,0,0]
Fault Type: Open: Line only Fault (Non-grounding)

Figure A.28 Case 34: There Is No Effect From the Fault
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Case #35:

Gen=1, Pri=0, Sec=0, Rec=0
Test Scheme = [1,0,0,0,]
Fault Type: Contact: Line-to-Line (Non-grounding)

Figure A.29 Case 35: There Is an Effect From the Fault
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Case #36:

Gen=1, Pri=0, Sec=0, Rec=0
Test Scheme = [1,0,0,0]
Fault Type: Contact: Line-to-Line (Ground)

Figure A.30 Case 36: There Is an Effect From the Fault
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Case #37:

Gen=1, Pri=0, Sec=0, Rec=1
Test Scheme = [1,0,0,1]
Fault Type: Direct: Line to Ground

Figure A.31 Case 37: There Is an Effect From the Fault
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Case #38:

Gen=1, Pri=0, Sec=0, Rec=1
Test Scheme = [1,0,0,1]
Fault Type: Open: Line only Fault (Non-grounding)

Figure A.32 Case 38: There Is No Effect From the Fault
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Case #39:

Gen=1, Pri=0, Sec=0, Rec=1
Test Scheme = [1,0,0,1]
Fault Type: Contact: Line-to-Line (Non-grounding)

Figure A.33 Case 39: There Is an Effect From the Fault
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Case #40:

Gen=1, Pri=0, Sec=0, Rec=1
Test Scheme = [1,0,0,1]
Fault Type: Contact: Line-to-Line (Ground)

Figure A.34 Case 40: There Is an Effect From the Fault
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Case #41:

Gen=1, Pri=0, Sec=1, Rec=0
Test Scheme = [1,0,1,0]
Fault Type: Direct: Line to Ground

Figure A.35 Case 41: There Is an Effect From the Fault
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Case #42:

Gen=1, Pri=0, Sec=1, Rec=0
Test Scheme = [1,0,1,0]
Fault Type: Open: Line only Fault (Non-grounding)

Figure A.36 Case 42: There Is No Effect From the Fault
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Case #43:

Gen=1, Pri=0, Sec=1, Rec=0
Test Scheme = [1,0,1,0]
Fault Type: Contact: Line-to-Line (Non-grounding)

Figure A. 37 Case 43: There Is an Effect From the Fault
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Case #44:

Gen=1, Pri=0, Sec=1, Rec=0
Test Scheme = [1,0,1,0]
Fault Type: Contact: Line-to-Line (Ground)

Figure A.38 Case 44: There Is an Effect From the Fault
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Case #45:

Gen=1, Pri=0, Sec=1, Rec=1
Test Scheme = [1,0,1,1]
Fault Type: Direct: Line to Ground

Figure A.39 Case45: System Does Not Function
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System does not function for the following test cases:
Case #46:

Gen=1, Pri=0, Sec=1, Rec=1
Test Scheme = [1,0,1,1]
Fault Type: Open: Line only Fault (Non-grounding)

Case #47:

Gen=1, Pri=0, Sec=1, Rec=1
Test Scheme = [1,0,1,1]
Fault Type: Contact: Line-to-Line (Non-grounding)

Case #48:

Gen=1, Pri=0, Sec=1, Rec=1
Test Scheme = [1,0,1,1]
Fault Type: Contact: Line-to-Line (Ground)
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Case #49:

Gen=1, Pri=1, Sec=0, Rec=0
Test Scheme = [1,1,0,0]
Fault Type: Direct: Line to Ground

Figure 40 Case 49: There Is No Effect From the Fault
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Case #50:

Gen=1, Pri=1, Sec=0, Rec=0
Test Scheme = [1,1,0,0]
Fault Type: Open: Line only Fault (Non-grounding)

Figure 41 Case50: There Is No Effect From the Fault
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Case #51:

Gen=1, Pri=1, Sec=0, Rec=0
Test Scheme = [1,1,0,0]
Fault Type: Contact: Line-to-Line (Non-grounding)

Figure 42 Case 51: There Is an Effect From the Fault
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Case #52:

Gen=1, Pri=1, Sec=0, Rec=0
Test Scheme = [1,1,0,0]
Fault Type: Contact: Line-to-Line (Ground)

Figure A.43 Case 52: There Is an Effect From the Fault
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Case #53:

Gen=1, Pri=1, Sec=0, Rec=1
Test Scheme = [1,1,0,1]
Fault Type: Direct: Line to Ground

Figure A.44 Case 53: There Is an Effect From the Fault
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Case #54:

Gen=1, Pri=1, Sec=0, Rec=1
Test Scheme = [1,1,0,1]
Fault Type: Open: Line only Fault (Non-grounding)

Figure A.45 Case 54: There Is No Effect From the Fault
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Case #55:

Gen=1, Pri=1, Sec=0, Rec=1
Test Scheme = [1,1,0,1]
Fault Type: Contact: Line-to-Line (Non-grounding)

Figure A.46 Case 55: There Is an Effect From the Fault
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Case #56:

Gen=1, Pri=1, Sec=0, Rec=1
Test Scheme = [1,1,0,1]
Fault Type: Contact: Line-to-Line (Ground)

Figure A.47 Case56: There Is an Effect From the Fault
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Case #57:

Gen=1, Pri=1, Sec=1, Rec=0
Test Scheme = [1,1,1,0]
Fault Type: Direct: Line to Ground

Figure A.48 Case 57: There Is an Effect From the Fault
- 212 -

Case #58:

Gen=1, Pri=1, Sec=1, Rec=0
Test Scheme = [1,1,1,0]
Fault Type: Open: Line only Fault (Non-grounding)

Figure A.49 Case 58: There Is No Effect From the Fault
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Case #59:

Gen=1, Pri=1, Sec=1, Rec=0
Test Scheme = [1,1,1,0]
Fault Type: Contact: Line-to-Line (Non-grounding)

Figure A.50 Case 59: There Is an Effect From the Fault
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Case #60:

Gen=1, Pri=1, Sec=1, Rec=0
Test Scheme = [1,1,1,0]
Fault Type: Contact: Line-to-Line (Ground)

Figure A.51 Case 60: There Is an Effect From the Fault
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Case #61:

Gen=1, Pri=1, Sec=1, Rec=1
Test Scheme = [1,1,1,1]
Fault Type: Direct: Line to Ground

Figure A .52 Case 61: System Does Not Function
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System does not function for the following test cases:
Case #62:

Gen=1, Pri=1, Sec=1, Rec=1
Test Scheme = [1,1,1,1]
Fault Type: Open: Line only Fault (Non-grounding)

Case #63:

Gen=1, Pri=1, Sec=1, Rec=1
Test Scheme = [1,1,1,1]
Fault Type: Contact: Line-to-Line (Non-grounding)

Case #64:

Gen=1, Pri=1, Sec=1, Rec=1
Test Scheme = [1,1,1,1]
Fault Type: Contact: Line-to-Line (Ground)
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APPENDIX B
ARC GROUNDING TEST
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Table B.1 Summary For Entire Arc Test Case
Grounding Scheme
Arcing Types: Effect, No Effect, Not Functional
Gen Wye: Wye: Rec Line to
Line-to-Line
Line-to-Line
PRI SEC
Ground
Non-grounding
(Ground)
0
0
0
0
X
λ*
λ*
0
0
0
1
λ*
N/A
λ*
0
0
1
0
λ*
λ*
λ*
0
0
1
1
------0
1
0
0
X
λ*
λ*
0
1
0
1
λ*
N/A
λ*
0
1
1
0
λ*
λ*
λ*
0
1
1
1
------1
0
0
0
X
λ*
λ*
1
0
0
1
λ*
N/A
λ*
1
0
1
0
λ*
λ*
λ*
1
0
1
1
------1
1
0
0
X
λ*
λ*
1
1
0
1
λ*
N/A
λ*
1
1
1
0
λ*
λ*
λ*
1
1
1
1
------Note: Algorithm recognize arc = *
Effect = λ
No Effect = X
Not Functional = --Test Setup Structure/Scheme:
1. Direct: Line to Ground
2. Contact: Line-to-Line (Non-grounding)
3. Contact: Line-to-Line(Ground)
Case #xx:

Gen=x, Pri=x, Sec=x, Rec=x
Test Scheme = [x,x,x,x]
Arc Type: Direct: Line to Ground
There is xx effect from the arc
Case #xx:

Gen=x, Pri=x, Sec=x, Rec=x
Test Scheme = [x,x,x,x]
Arc Type: Contact: Line-to-Line (Non-grounding)
There is xx effect from the arc
Case #xx:

Gen=x, Pri=x, Sec=x, Rec=x
Test Scheme = [x,x,x,x]
Arc Type: Contact: Line-to-Line(Ground)
There is xx effect from the arc
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Case 1:

Gen=0, Pri=0, Sec=0 Rec=0
Test Scheme = [0,0,0,0]
Arc Type: Direct: Line to Ground

Figure B.1 Case 1: There Is No Effect From the Arc
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Case #2:

Gen=0, Pri=0, Sec=0 Rec=0
Test Scheme = [0,0,0,0]
Arc Type: Contact: Line-to-Line (Non-grounding)

Figure B.2 Case 2: There Is an Effect From the Arc
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Case #3:

Gen=0, Pri=0, Sec=0 Rec=0
Test Scheme = [0,0,0,0]
Arc Type: Contact: Line-to-Line(Ground)

Figure B.3 Case 3: There Is an Effect From the Arc
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Case #4:

Gen=0, Pri=0, Sec=0, Rec=1
Test Scheme = [0,0,0,1]
Arc Type: Direct: Line to Ground

Figure B.4 Case 4: There Is an Effect From the Arc
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Case #5:

Gen=0, Pri=0, Sec=0, Rec=1
Test Scheme = [0,0,0,1]
Arc Type: Contact: Line-to-Line (Non-grounding)

This case cannot exist due to rectifier is grounded
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Case #6:

Gen=0, Pri=0, Sec=0, Rec=1
Test Scheme = [0,0,0,1]
Arc Type: Contact: Line-to-Line(Ground)

Figure B.5 Case 6: There Is an Effect From the Arc
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Case #7:

Gen=0, Pri=0, Sec=1, Rec=0
Test Scheme = [0,0,1,0]
Arc Type: Direct: Line to Ground

Figure B.6 Case 7: There Is an Effect From the Arc
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Case #8:

Gen=0, Pri=0, Sec=1, Rec=0
Test Scheme = [0,0,1,0]
Arc Type: Contact: Line-to-Line (Non-grounding)

Figure B.7 Case 8: There Is an Effect From the Arc
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Case #9:

Gen=0, Pri=0, Sec=1, Rec=0
Test Scheme = [0,0,1,0]
Arc Type: Contact: Line-to-Line(Ground)

Figure B.8 Case 9: There Is an Effect From the Arc
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Case #10:

Gen=0, Pri=0, Sec=1, Rec=1
Test Scheme = [0,0,1,1]
Arc Type: Direct: Line to Ground

Figure B.9 Case 10: System Does Not Function
- 229 -

System does not function for the following test cases:
Case #11:

Gen=0, Pri=0, Sec=1, Rec=1
Test Scheme = [0,0,1,1]
Arc Type: Contact: Line-to-Line (Non-grounding)

Case #12:

Gen=0, Pri=0, Sec=1, Rec=1
Test Scheme = [0,0,1,1]
Arc Type: Contact: Line-to-Line(Ground)
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Case #13:

Gen=0, Pri=1, Sec=0, Rec=0
Test Scheme = [0,1,0,0]
Arc Type: Direct: Line to Ground

Figure B.10 Case 13: There Is No Effect From the Arc
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Case #14:

Gen=0, Pri=1, Sec=0, Rec=0
Test Scheme = [0,1,0,0]
Arc Type: Contact: Line-to-Line (Non-grounding)

Figure B.11 Case 14: There Is an Effect From the Arc
- 232 -

Case #15:

Gen=0, Pri=1, Sec=0, Rec=0
Test Scheme = [0,1,0,0]
Arc Type: Contact: Line-to-Line(Ground)

Figure B.12 Case 15: There Is an Effect From the Arc
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Case #16:

Gen=0, Pri=1, Sec=0, Rec=1
Test Scheme = [0,1,0,1]
Arc Type: Direct: Line to Ground

Figure B.13 Case 16: There Is an Effect From the Arc
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Case #17:

Gen=0, Pri=1, Sec=0, Rec=1
Test Scheme = [0,1,0,1]
Arc Type: Contact: Line-to-Line (Non-grounding)
This case cannot exist due to rectifier is grounded
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Case #18:

Gen=0, Pri=1, Sec=0, Rec=1
Test Scheme = [0,1,0,1]
Arc Type: Contact: Line-to-Line(Ground)

Figure B.14 Case 18: There Is an Effect From the Arc
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Case #19:

Gen=0, Pri=1, Sec=1, Rec=0
Test Scheme = [0,1,1,0]
Arc Type: Direct: Line to Ground

Figure B.15 Case 19: There Is an Effect From the Arc
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Case #20:

Gen=0, Pri=1, Sec=1, Rec=0
Test Scheme = [0,1,1,0]
Arc Type: Contact: Line-to-Line (Non-grounding)

Figure B.16 Case 20: There Is an Effect From the Arc
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Case #21:

Gen=0, Pri=1, Sec=1, Rec=0
Test Scheme = [0,1,1,0]
Arc Type: Contact: Line-to-Line(Ground)

Figure B.17 Case 21: There Is an Effect From the Arc
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Case #22:

Gen=0, Pri=1, Sec=1, Rec=1
Test Scheme = [0,1,1,1]
Arc Type: Direct: Line to Ground

Figure B.18 Case 22: System Does Not Function
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System does not function for the following test cases:
Case #23:

Gen=0, Pri=1, Sec=1, Rec=1
Test Scheme = [0,1,1,1]
Arc Type: Contact: Line-to-Line (Non-grounding)

Case #24:

Gen=0, Pri=1, Sec=1, Rec=1
Test Scheme = [0,1,1,1]
Arc Type: Contact: Line-to-Line(Ground)
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Case #25:

Gen=1, Pri=0, Sec=0, Rec=0
Test Scheme = [1,0,0,0]
Arc Type: Direct: Line to Ground

Figure B.19 Case 25: There Is No Effect From the Arc
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Case #26:

Gen=1, Pri=0, Sec=0, Rec=0
Test Scheme = [1,0,0,0]
Arc Type: Contact: Line-to-Line (Non-grounding)

Figure B.20 Case 26: There Is an Effect From the Arc
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Case #27:

Gen=1, Pri=0, Sec=0, Rec=0
Test Scheme = [1,0,0,0]
Arc Type: Contact: Line-to-Line(Ground)

Figure B.21 Case 27: There Is an Effect From the Arc
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Case #28:

Gen=1, Pri=0, Sec=0, Rec=1
Test Scheme = [1,0,0,1]
Arc Type: Direct: Line to Ground

Figure B.22 Case 28: There Is an Effect From the Arc
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Case #29:

Gen=1, Pri=0, Sec=0, Rec=1
Test Scheme = [1,0,0,1]
Arc Type: Contact: Line-to-Line (Non-grounding)

This case cannot exist due to rectifier is grounded
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Case #30:

Gen=1, Pri=0, Sec=0, Rec=1
Test Scheme = [1,0,0,1]
Arc Type: Contact: Line-to-Line(Ground)

Figure B.23 Case 30: There Is an Effect From the Arc
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Case #31:

Gen=1, Pri=0, Sec=1, Rec=0
Test Scheme = [1,0,1,0]
Arc Type: Direct: Line to Ground

Figure B.24 Case 31: There Is an Effect From the Arc
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Case #32:

Gen=1, Pri=0, Sec=1, Rec=0
Test Scheme = [1,0,1,0]
Arc Type: Contact: Line-to-Line (Non-grounding)

Figure B.25 Case 32: There Is an Effect From the Arc
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Case #33:

Gen=1, Pri=0, Sec=1, Rec=0
Test Scheme = [1,0,1,0]
Arc Type: Contact: Line-to-Line(Ground)

Figure B.26 Case 33: There Is an Effect From the Arc
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Case #34:

Gen=1, Pri=0, Sec=1, Rec=1
Test Scheme = [1,0,1,1]
Arc Type: Direct: Line to Ground

Figure B.27 Case 34: System Does Not Function.
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System does not function for the following test cases:
Case #35:

Gen=1, Pri=0, Sec=1, Rec=1
Test Scheme = [1,0,1,1]
Arc Type: Contact: Line-to-Line (Non-grounding)

Case #36:

Gen=1, Pri=0, Sec=1, Rec=1
Test Scheme = [1,0,1,1]
Arc Type: Contact: Line-to-Line(Ground)
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Case #37:

Gen=1, Pri=1, Sec=0, Rec=0
Test Scheme = [1,1,0,0]
Arc Type: Direct: Line to Ground

Figure B.28 Case 37: There Is No Effect From the Arc
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Case #38:

Gen=1, Pri=1, Sec=0, Rec=0
Test Scheme = [1,1,0,0]
Arc Type: Contact: Line-to-Line (Non-grounding)

Figure B.29 Case 38: There Is an Effect From the Arc
- 254 -

Case #39:

Gen=1, Pri=1, Sec=0, Rec=0
Test Scheme = [1,1,0,0]
Arc Type: Contact: Line-to-Line(Ground)

Figure B.30 Case 39: There Is an Effect From the Arc
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Case #40:

Gen=1, Pri=1, Sec=0, Rec=1
Test Scheme = [1,1,0,1]
Arc Type: Direct: Line to Ground

Figure B.31 Case 40: There Is an Effect From the Arc
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Case #41:

Gen=1, Pri=1, Sec=0, Rec=1
Test Scheme = [1,1,0,1]
Arc Type: Contact: Line-to-Line (Non-grounding)

This case cannot exist due to rectifier is grounded
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Case #42:

Gen=1, Pri=1, Sec=0, Rec=1
Test Scheme = [1,1,0,1]
Arc Type: Contact: Line-to-Line(Ground)

Figure B.32 Case 42: There Is an Effect From the Arc
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Case #43:

Gen=1, Pri=1, Sec=1, Rec=0
Test Scheme = [1,1,1,0]
Arc Type: Direct: Line to Ground

Figure B.33 Case 43: There Is an Effect From the Arc
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Case #44:

Gen=1, Pri=1, Sec=1, Rec=0
Test Scheme = [1,1,1,0]
Arc Type: Contact: Line-to-Line (Non-grounding)

Figure B.34 Case 44: There Is an Effect From the Arc
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Case #45:

Gen=1, Pri=1, Sec=1, Rec=0
Test Scheme = [1,1,1,0]
Arc Type: Contact: Line-to-Line(Ground)

Figure B.35 Case 45: There Is an Effect From the Arc
- 261 -

Case #46:

Gen=1, Pri=1, Sec=1, Rec=1
Test Scheme = [1,1,1,1]
Arc Type: Direct: Line to Ground

Figure B.36 Case 46: System Does Not Function
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System does not function for the following test cases:
Case #47:

Gen=1, Pri=1, Sec=1, Rec=1
Test Scheme = [1,1,1,1]
Arc Type: Contact: Line-to-Line (Non-grounding)

Case #48:

Gen=1, Pri=1, Sec=1, Rec=1
Test Scheme = [1,1,1,1]
Arc Type: Contact: Line-to-Line(Ground)
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